EEMCS EPrints Service
Heysters, P.M. and Smit, L.T. and Smit, G.J.M. and Havinga, P.J.M. (2002) Max-Log-MAP Mapping on an FPFA. In: IInternational Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2002, Las Vegas, Nevada. pp. 90-96. CSREA Press. ISBN 1-892512-96-3
Full text available as:
Computational-intensive parts of algorithms often execute energy-inefficient on general-purpose processors. Reconfigurable hardware could improve the energy efficiency while maintaining a sufficient level of flexibility. In a case study, the computational-intensive Max-log-MAP algorithm of Turbo decoding is mapped on the Field Programmable Function Array (FPFA). The FPFA is an architecture for a dynamically reconfigurable device that consists of a matrix of reconfigurable processor tiles.
Export this item as:
To request a copy of the PDF please email us request copy
To correct this item please ask your editor
Repository Staff Only: edit this item