Home > Publications
Home University of Twente
Prospective Students
Intranet (internal)

EEMCS EPrints Service

26398 Green computing: power optimisation of vfi-based real-time multiprocessor dataflow applications
Home Policy Brochure Browse Search User Area Contact Help

Ahmad, W. and Hölzenspies, P.K.F. and Stoelinga, M.I.A. and van de Pol, J.C. (2015) Green computing: power optimisation of vfi-based real-time multiprocessor dataflow applications. In: 18th Euromicro Conference on Digital Systems Design (DSD 2015), 26-28 Aug 2015, Madeira, Portugal. pp. 271-275. IEEE Computer Society. ISBN 978-1-4673-8035-5

Full text available as:

- Univ. of Twente only
182 Kb

Official URL:

Exported to Metis


Execution time is no longer the only performance metric for computer systems. In fact, a trend is emerging to trade raw performance for energy savings. Techniques like Dynamic Power Management (DPM, switching to low power state) and Dynamic Voltage and Frequency Scaling (DVFS, throttling processor frequency) help modern systems to reduce their power consumption while adhering to performance requirements. To balance flexibility and design complexity, the concept of Voltage and Frequency Islands (VFIs) was recently introduced for power optimisation. It achieves fine-grained system-level power management, by operating all processors in the same VFI at a common frequency/voltage.
This paper presents a novel approach to compute a power management strategy combining DPM and DVFS. In our approach, applications (modelled in full synchronous dataflow, SDF) are mapped on heterogeneous multiprocessor platforms (partitioned in voltage and frequency islands). We compute an energy-optimal schedule, meeting minimal throughput requirements. We demonstrate that the combination of DPM and DVFS provides an energy reduction beyond considering DVFS or DMP separately. Moreover, we show that by clustering processors in VFIs, DPM can be combined with any granularity of DVFS. Our approach uses model checking, by encoding the optimisation problem as a query over priced timed automata. The model-checker UPPAAL Cora extracts a cost minimal trace, representing a power minimal schedule. We illustrate our approach with several case studies on commercially available hardware.

Item Type:Conference or Workshop Paper (Full Paper, Poster)
Research Group:EWI-FMT: Formal Methods and Tools, EWI-CAES: Computer Architecture for Embedded Systems
Research Program:CTIT-General
Research Project:SENSATION: Self Energy-supporting Autonomous Computation
Uncontrolled Keywords:Power Optimisation, MPEG-4 Decoder, Processors, Scheduling, Heterogeneous, Priced Timed Automata, Voltage and Frequency Scaling, Power Management
ID Code:26398
Deposited On:26 November 2015
More Information:statisticsmetis

Export this item as:

To request a copy of the PDF please email us request copy

To correct this item please ask your editor

Repository Staff Only: edit this item