EEMCS

Home > Publications
Home University of Twente
Education
Research
Prospective Students
Jobs
Publications
Intranet (internal)
 
 Nederlands
 Contact
 Search
 Organisation

EEMCS EPrints Service


25658 Modelling and mitigation of soft-errors in CMOS processors
Home Policy Brochure Browse Search User Area Contact Help

Rohani, A. (2014) Modelling and mitigation of soft-errors in CMOS processors. PhD thesis, univ. of Twente. CTIT Ph.D.-thesis series No. 15-346 ISBN 9789036538077

Full text available as:

PDF

4353 Kb
Open Access



Official URL: http://dx.doi.org/10.3990/1.9789036538077

Abstract

The topic of this thesis is about soft-errors in digital systems. Different aspects of soft-errors have been addressed here, including an accurate simulation model to emulate soft-errors in a gate-level net list, a simulation framework to study the impact of soft-errors in a VHDL design and an efficient architecture to minimize the impact of soft-errors in a DSP processor.
The first two chapters of this thesis introduce the basic knowledge with regard to soft-errors. Chapter three introduces a simulation framework to study the impact of soft-errors in complex digital systems modelled in VHDL language. This framework has been introduced to resolve the enormous CPU time typically required in simulation-based soft-error experiments.
Chapter four introduces two realistic simulation models that can emulate the impact of soft-errors in a 45-nm CMOS technology node at a gate level. One of the determination approaches has been extracted from radiation testing along with using a transistor-level soft-error analysis tool. Another approach has been developed by analysing the behaviour of soft-errors in a 45-nm CMOS technology node.
In chapter 5, some unique features of DSP processors have been exploited to introduce a low-overhead soft-error mitigation architecture to minimize the impact of soft-errors in a DSP processor. This mitigation technique concerns unstructured parts of a processor (such as the control unit and data path). The unique features of DSP processors are existence of several functional units, a limited number of different opcodes in each functional unit and also highly-repetitive instruction flow in a DSP workload. Moreover, the mitigation method which has been developed for a single core has been applied to a multi-core environment in chapter 6 to propose a soft-error mitigation technique for multi-core architectures.
Overall, based on simulated data and experiments, this thesis proposes a methodology to investigate the impact of soft-errors during the design phase of a digital system.

Item Type:PhD Thesis
Supervisors:Smit, G.J.M.
Assistant Supervisors:Kerkhoff, H.G.
Research Group:EWI-CAES: Computer Architecture for Embedded Systems
Research Program:CTIT-DSN: Dependable Systems and Networks
Research Project:TOETS: Towards One European Test Solution, ELESIS: European Library Based Flow Of Embedded Silicon Test Instruments, BASTION: On Board and SoC Test Instrumentation for Ageing and No-Failures Found phenomena
Uncontrolled Keywords:Soft-errors, dependability
ID Code:25658
Deposited On:19 January 2015
More Information:statistics

Export this item as:

To correct this item please ask your editor

Repository Staff Only: edit this item