EEMCS

Home > Publications
Home University of Twente
Education
Research
Prospective Students
Jobs
Publications
Intranet (internal)
 
 Nederlands
 Contact
 Search
 Organisation

EEMCS EPrints Service


25068 Buffer sizing to reduce interference and increase throughput of real-time stream processing applications
Home Policy Brochure Browse Search User Area Contact Help

Wilmanns, P. and Geuns, S.J. and Hausmans, J.P.H.M. and Bekooij, M.J.G. (2015) Buffer sizing to reduce interference and increase throughput of real-time stream processing applications. In: 2015 IEEE 18th International Symposium on Real-Time Distributed Computing, ISORC 2015, 13-17 Apr 2015, Auckland, New Zealand. pp. 9-18. IEEE Computer Society. ISSN 1555-0885

Full text available as:

PDF

355 Kb
Open Access



Official URL: http://dx.doi.org/10.1109/ISORC.2015.14

Exported to Metis

Abstract

Existing temporal analysis and buffer sizing techniques for real-time stream processing applications ignore that FIFO buffers bound interference between tasks on the same processor. By considering this effect it can be shown that a reduction of buffer capacities can result in a higher throughput. However, the relation between buffer capacities and throughput is non-monotone in general, which makes an exploitation of the effect challenging.

In this paper a buffer sizing approach is presented which exploits that FIFO buffers bound interference between tasks on shared processors. The approach combines temporal analysis using a cyclic dataflow model with computation of buffer capacities in an iterative manner and thereby enables higher throughput guarantees at smaller buffer capacities. It is shown that convergence of the proposed analysis flow is guaranteed.

The benefits of the presented approach are demonstrated using a WLAN 802.11p transceiver application executed on a multiprocessor system with shared processors. If buffers without blocking writes are used an up to 25% higher guaranteeable throughput and up to 23% smaller buffer capacities can be determined compared to existing approaches. For systems using buffers with blocking writes the guaranteeable throughput is even up to 43% higher and buffer capacities up to 11% smaller.

Item Type:Conference or Workshop Paper (Full Paper, Talk)
Research Group:EWI-CAES: Computer Architecture for Embedded Systems
Research Program:CTIT-General
Research Project:CPS-CD: Robust design of cyber-physical systems
ID Code:25068
Status:Published
Deposited On:11 November 2016
Refereed:Yes
International:Yes
More Information:statisticsmetis

Export this item as:

To correct this item please ask your editor

Repository Staff Only: edit this item