EEMCS EPrints Service
Khan, M.A. and Kerkhoff, H.G. (2014) Studying DAC capacitor-array degradation in charge-redistribution SAR ADCs. In: 17th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, DDECS 2014, 23-25 April 2014, Warsaw, Poland. pp. 15-20. IEEE . ISBN 978-1-4799-4558-0
Full text available as:
Official URL: http://dx.doi.org/10.1109/DDECS.2014.6868756
In this paper, system-level behavioural models are used to simulate the aging-related degradation effects in the DAC capacitor array of a charge-redistribution successive approximation register (SAR) ADC because of the large calculation time of transistor-level aging simulators. A performance-analysis system based on the degraded models has been implemented in the LabVIEW environment in order to study the aging effects in static and dynamic performance parameters. A comparison of results from the degradation in the buffer and comparator with reference to the degradation in the capacitor array has also been conducted. Most of the static and dynamic performance parameters are severely affected by the DAC capacitor-array degradations. Whereas, in case of the buffer and comparator degradations, only offset from the static performance parameters and all of the dynamic performance parameters are severely affected. The simulation results can be used in advance by electronic designers to come to a more reliable design, especially in aging-critical technology nodes.
Export this item as:
To correct this item please ask your editor
Repository Staff Only: edit this item