Design of Active N-path Filters

Milad Darvishi, Student Member, IEEE, Ronan van der Zee, Member, IEEE, and Bram Nauta, Fellow, IEEE

Abstract—A design methodology for synthesis of active N-path bandpass filters is introduced. Based on this methodology, a 0.1- to 1.2 GHz tunable 6th-order N-path channel-select filter in 65 nm LP CMOS is introduced. It is based on coupling N-path filters with gyrators, achieving a “flat” passband shape and high out-of-band linearity. A Miller compensation method is utilized to considerably improve the passband shape of the filter. The filter has 2.8 dB NF, +25 dB gain, +26 dBm wideband IIP3 (Δf = +50 MHz), an out-of-band 1dB blocker compression point B1DB,CP of +7 dBm (Δf = +50 MHz) and 59 dB stopband rejection. The analog and digital part of the filter draw 11.7 mA and 3-36 mA from 1.2 V, respectively. The LO leakage to the input port of the filter is ≤ −64 dBm at a clock frequency of 1 GHz. The proposed filter only consists of inverters, switches and capacitors and therefore it is friendly with process scaling.

Index Terms—N-path, bandpass, filter, tunable, passive mixer, gyrator, BPF, channel select, CMOS, high out-of-band linearity, IIP3, compression point.

I. INTRODUCTION

CURRENT CMOS receivers exploit SAW filters to sufficiently attenuate large out-of-band blockers to prevent SNR degradation due to increase in noise and distortion. To cover different standards, multiple SAW filters should be utilized which clearly increases cost and form factor. Therefore, it is desirable to have an integrated bandpass filter with the following features: 1) high selectivity to mitigate large out-of-band blockers to relax the out-of-band linearity requirement of the subsequent stages in the receiver chain; 2) high dynamic range (DR) and 3) a flexibly tunable center frequency. A simple yet effective way to enhance the linearity of the receiver is to eliminate the LNA from the receiver chain. In this manner, mixer-first receivers [1], [2] achieve an excellent linearity but at the cost of degradation in the ND. It should be noted that due to 1/f noise issues, mixer-first receivers are not friendly with process scaling. Of course, it is possible to use an LNA to improve the sensitivity of the receiver but at the cost of degradation in out-of-band linearity (Fig. 1(a) and (b)).

There are several techniques to implement an integrated CMOS bandpass filter (BPF). One possible option is to exploit SiP (System in Package) solutions using FBAR resonators with Q-factors in the range of 1k [3]–[5]. However, this method is quite expensive and more importantly, intrinsically, these types of filters have a very limited tunability. Q-enhanced CMOS LC filters [6]–[9] suffer from a limited DR due to the low Q-factor of on-chip inductors and have a limited tuning range. Moreover, due to utilization of inductors, they are not process scalable. Gm-C filters [8]–[12] cope with severe tradeoffs among different aspects of the design such as $f_c$, $P_{DC}$, DR and Q-factor and the need for separate tuning circuitry. On the other hand, N-path filters [13]–[23] can provide us with: 1) a flexibly tunable center frequency and 2) potentially high Q-factor and DR. Interestingly, they can decouple the required Q-factor from the DR range of the filter which is an issue in Gm-C filters.

In this work, a widely-tunable 6th order BPF with +25 dB of embedded amplification, bandwidth of 8 MHz and 60 dB of stopband rejection is introduced. In this way, while the blockers are eliminated by filtering, the passband gain of the filter relaxes the noise requirement of the following stages in the receiver (Fig. 1(c)). In [24], our method to increase the order of band-pass N-path filters has been proposed. Here we will describe the exploited design methodology and filter properties, especially its transfer function and noise figure. Furthermore, practically achieved results are compared with theory and simulation. The outline of the paper is as follows: In section II, state-of-the-art N-path filters are discussed briefly. In section III, the proposed idea of an active N-path filter is illustrated and the design methodology is introduced. Moreover, a simple method to calculate the transfer function of conventional N-path filters is shown. In section IV, the design of a sixth-order BPF based on the proposed concept is demonstrated. In section V, we will show the realization and simulation results and in section VI, the measurement results will be shown. In the last section, conclusions will be drawn.

II. STATE-OF-THE-ART N-PATH FILTERS

Recently, there has been quite some research on N-path filters [2], [15]–[20], [25]–[27]. Although conventional N-path filters [17], [20] provide us with tunable high Q-factor BPFs, they suffer from: 1) harmonic folding; 2) limited stopband rejection due to the switch resistance, typically 15
dB; and 3) poor filter shape. Due to the inherent mixing operation of the switches, it can be shown that signals located at \(|kN - 1|f_0\) will fold-back into the desired signal located at \(f_0\), where \(k \in \mathbb{Z}\) and \(N\) is the number of phases (folding-back starts from \((N - 1)f_0\)) [2], [16], [19], [20]. Therefore it is desirable to increase the number of phases in the filter. However, there are trade-offs among the maximum achievable frequency, folding-back issues and the dynamic power consumption. The limited stopband rejection and poor filter shape issues were tackled in [18]. Exploitation of a second set of switches fundamentally eliminates the effect of switching resistance on the ultimate rejection of the filter at the cost of doubling the dynamic power consumption and the additional noise of the second set of switches [16], [18]. Moreover in [16], [18], a novel method has been utilized to increase the order of the filter and obtain a flat passband shape. However, because the \(G_m\) cells in this filter architecture are used in baseband, the \(1/f\) noise of the \(G_m\)s is upconverted to the center frequency of the filter. Therefore, the size of the baseband transistors should be quite large and lots of resistive degeneration is required to lower the NF of the filter. In this paper, we propose a filter architecture where the \(G_m\) cells are operating around the center frequency of the filter and therefore their \(1/f\) noise performance is not critical and minimum channel length transistors can be utilized in the design of the \(G_m\) cells, easing process scaling.

### III. HIGH-ORDER ACTIVE N-PATH FILTERS

An N-path filter can emulate an LC tank with a tunable center frequency and constant bandwidth [2], [16], [19]. Therefore, we conjecture that it should be possible to exploit this property to synthesize high-order BPFs. A singly-terminated 6th order LC BPF is illustrated in Fig. 2(a). Parallel LC tanks can be replaced by their N-path counterparts. Therefore, it is required to synthesize the series LC tank from a parallel one. The series LC tank can be synthesized using two gyrators as illustrated in Fig. 2(b). By substituting the series LC tank in Fig. 2(a) with its counterpart in Fig. 2(b), the filter shown in Fig. 2(c) will result. Now, we substitute each LC tank in the filter by its N-path counterpart and the filter is modified to the filter illustrated in Fig. 2(d). The analysis of the filter in Fig. 2(d) can become quite complex. In the following sections we will introduce a compact way to analyze N-path filters and design higher order active N-path filters. This provides both an analysis of the filter in Fig. 2(d), as well as a general design methodology starting with baseband filters that arrives at the same topology as Fig. 2(d).

#### A. Compact Analysis of Conventional N-path filters

Here, the transfer function of an N-path filter around its switching frequency is analyzed in an intuitive way, simpler than the methods used in [19], [20] where exhaustive analysis has been utilized. A conventional N-path filter with its required clock signals is depicted in Fig. 3(a). The clock signals, \(p_i(t)\) \(|i = 1, N|\), are non-overlapping with a duty-cycle of \(1/N\). It is assumed that \(R_{CBB} > > T_0\) [13] which means that the baseband voltages in Fig. 3(a), \(V_{bi} \ |i = 1, N\), only contain low frequency (baseband) signals. For the time that \(p_i(t)\) is high, the current through the source resistance is \(\frac{v_{in}(t) - v_{bi}(t)}{R_s}\). This can be regarded as the superposition of two currents: an RF current that is caused by \(v_{in}(t)\), and a baseband current caused by \(v_{bi}(t)\). This allows us to find the baseband voltage of one path, \(V_{bi}\), with the help of the equivalent circuit in
the baseband nodes, \( V_{bi} \), are upconverted from \( \Delta \omega \) to around \( \omega_{lo} + \Delta \omega \) at node \( V_{out} \) by the mixing operation of the clock signals. As shown in Fig. 3(c), the contribution of each path to the output node is \( V_{bi}a_{1}e^{-j\phi_{(i-1)}} \) which can be simplified to \( N|a_{1}|^{2}G(j\Delta \omega)V_{in}(j(\omega_{lo}+\Delta \omega)) \) using (1). These signals are added together to construct the output voltage as illustrated in Fig. 3(c). Interestingly, the contribution of all the paths are identical and therefore the output voltage \( V_{out}(j(\omega_{lo}+\Delta \omega)) \) will be N times the contribution of one path as described in (3).

\[
\frac{V_{out}(j(\omega_{lo}+\Delta \omega))}{V_{in}(j(\omega_{lo}+\Delta \omega))} = N^{2}|a_{1}|^{2}G(j\Delta \omega) = \text{sinc}^{2}\left(\frac{\pi}{N}\right)G(j\Delta \omega)
\]

The transfer function described in (2) is the transfer function of the N-path filter when the switched-capacitor section is substituted by a capacitor of \( N C_{BB} \). Therefore, in general, to find the transfer function of the filter: 1) substitute the switches and capacitors with a baseband equivalent capacitor of \( N C_{BB} \); 2) calculate the transfer function of the filter, \( G(s) \); 3) transform this transfer function to around \( \omega_{lo} \) and 4) multiply the resultant transfer function by \( \text{sinc}^{2}(\pi/N) \). Interestingly, in N-path filters, the bandwidth and center frequency of the filter can be chosen independently. The bandwidth (Hz) of the filter is \( 1/(N\pi R_{s} C_{BB}) \) and the Q-factor of the filter is \( f_{lo}N\pi R_{s} C_{BB} \).

### B. Design Methodology of Higher Order N-path Filters

In order to calculate the transfer function of a general active N-path filter, we need to make two observations: 1) the transfer function of LPTV (Linear Periodic Time Variant) circuits is the same at all the harmonics of the clock frequency (including the zeroth harmonic) except with a different scaling factor [13], [21]–[23], [28]. Therefore it is only needed to find the frequency response of the filter at low frequency and the transfer function of the filter around \( f_{lo} \) will be a scaled version of that filter shape, \( \text{sinc}^{2}(\pi/N) \), transformed to \( f_{lo} \), similar to the case described in subsection A. This holds only when the output node of the LPTV circuit is band-limited. If the circuit is not band-limited, it is not possible to neglect the contributions at \( f_{lo} \) caused by the filter transfer functions around higher harmonics of \( f_{lo} \); 2) at very low frequencies, the phase difference between different paths of the filter is zero. Therefore the steady-state voltage on different capacitors of one N-path section would be the same and as a consequence, to find the transfer function of the filter, all the capacitors of one section can be connected together. Therefore, to find the transfer function of a general N-path filter at very low frequency, we substitute each switched-capacitor section of the filter with N times the baseband capacitance of that section and then calculate the transfer function of the resultant circuit. Afterwards, the transfer function of the filter around \( f_{lo} \), is this transfer function which is transformed to around \( f_{lo} \) and scaled by scaling factor, \( \text{sinc}^{2}(\pi/N) \).

If there is an interaction between the different phases of the N-path filter (e.g. [16]), the transfer function of the filter will not look the same at different harmonics of \( f_{lo} \).
According to the above discussion, the design methodology is straightforward: 1) choose the desired $G_m-C$ LPF\(^2\) with half the bandwidth of the desired BPF; 2) substitute all the capacitors in the LPF by their \(N\)-phase switched-capacitor counterparts with baseband capacitance of \(1/N\)\(^\text{th}\) of the ones used in the LPF counterpart. The design methodology is illustrated in Fig. 4(a). A few examples of this methodology are given in Fig. 4(b). One example where the methodology should be utilized indirectly is illustrated in Fig. 4(c) [27] due to the fact that its low-frequency counterpart is band-limited. Of course in this case, if the voltage around the switched capacitor part is taken as output, the methodology can be exploited to find the transfer function there, \(T(s)\), and finally the actual output transfer function can be found by \((1-T(s))\). It should be noted that all the components inside the box in Fig. 4(a) should be memory-less. As it was discussed, all the baseband capacitors in the LPF counterpart should be converted to their switched-capacitor counterparts in the resultant \(N\)-path BPF. However, the parasitic capacitors introduced by active components to the internal nodes of the filter can not be converted to their switched-capacitor counterpart. This deviation in the synthesis can potentially distort the passband shape of the \(N\)-path BPF. The effect of parasitic capacitance on \(N\)-path filters is explored in subsection D and we will deal with this issue in section V. Finally, in contrast to LTI circuits, cascading two \(N\)-path filter sections does not necessarily result in the product of their individual gains, as shown in Appendix A.

C. The Effect of Switch Resistance on \(N\)-path Filters

In reality, the switches have a non-zero switch resistance and this potentially can modify the transfer function of the resultant filter (Fig. 5(a)). To find the effect of switch resistance on the frequency response of the filter, the LPF counterpart of the filter is illustrated in Fig. 5(b) (substitution of all the switched-capacitor sections by a capacitor of \(N\) times their baseband capacitance). Here, the transfer function of the filter from its input voltage source, \(V_{in}(\Delta\omega)\) to every baseband voltage, \(V_{bb}(j\Delta\omega)_i\), \(i = [1,M]\) is calculated, \(H_{bb}(j\Delta\omega)\), where \(M\) is the number of switched-capacitor sections of the BPF. Afterwards, each of these transfer functions will be transformed to around the clock frequency by a scaling factor, \(A_i(j(\omega_{lo}+\Delta\omega)) = \sin^2(\pi/N) \times H_{bbi}(j\Delta\omega)\). Now, the total transfer function of the filter can be found by superposition as illustrated in Fig. 5(c). Therefore in general, a non-zero switch resistance: 1) modifies the poles of the filter; and 2) introduces some unwanted zeros into the transfer function of the filter (due to the superposition). For typical values of switch resistance, these unwanted zeros are far outside the passband of the filter. These zeros are responsible for the limited stopband rejection of the filter. In general, because the non-zero switch resistance reduces the quality factor of baseband capacitors, it reduces the \(Q\)-factor of the resultant filter.

D. The Effect of Parasitic Capacitance on \(N\)-path Filters

Because an \(N\)-path filter emulates an RLC tank, it is intuitively expected that the addition of parasitic capacitance at the input node of the filter only lowers the center frequency of the filter and does not introduce loss. However as will be shown here, it does introduce voltage loss. As we will see, if the input impedance of the filter is modeled by an RLC tank, the values of \(L\) and \(C\) are independent from the value of the parasitic capacitance. However, the resistive part of the RLC tank decreases as \(C_p\) increases. The transfer function of the filter shown in Fig. 6(a) around \(f_0\) is [16], [25]:

\[
H(j(\omega_{lo}+\Delta\omega)) = \frac{Y_{in}(j(\omega_{lo}+\Delta\omega))}{NC_p(j\Delta\omega)} \frac{Y_{in}(j(\omega_{lo}+\Delta\omega))}{\sin^2(\pi/N)} + \sum_{m=-\infty}^{+\infty} \frac{Y_{in}(j(\omega_{lo}+\Delta\omega))}{1+(mN)^2}.
\]

If the series in the denominator of (4) is called \(Y_{eff}\) [16], then \(Y_{in}\) in Fig. 6(a) will be:
Fig. 6. (a) An N-path filter with general source impedance (b) The effect of parasitic capacitance $C_p$ on N-path filter (c) Making the model compatible with part (a) (d) The effect of parasitic capacitance on the input impedance of N-path filter (e) The effect of parasitic capacitance on N-path filters: change in the center frequency of the filter $\Delta f_c$, input impedance at center frequency of the filter $R_{s\text{in}}$, and voltage gain $A_v$ for two different values of source resistance, $R_s = 50 \, \Omega$ and $200 \, \Omega$ as a function of parasitic capacitance $C_p$; $f_0 = 1 \, \text{GHz}$, $R_{sw} = 10 \, \Omega$, $C_{BB} = 20 \, \text{pF}$ and $N = 8$; Also, the effect of parasitic capacitance on voltage gain of filter is shown for $N = 4$ and 8.

\[
Y_{in} = \text{Re}(Y_{eff}) - \text{Re}(Y_s) + j \times \left( \frac{NC_{BB} + \Delta \omega}{\sin^2(\frac{\pi}{N})} \right) \times \text{Im}(Y_{eff}) - \text{Im}(Y_s). \tag{5}
\]

Now by exploiting (4.5), the effect of parasitic capacitance on the performance of the N-path filter is investigated (Fig. 6(b)). The N-path filter illustrated in Fig. 6(b) is converted to the circuit shown in Fig. 6(c) to be compatible with Fig. 6(a). In this case, $Y_s(s)$ is $1/(R_s + R_{sw}) \times (R_sC_p / s + 1)/(R_s || R_{sw}C_p + 1)$. Consequently, the transfer function of the circuit in Fig. 6(c) from $V_{in}$ to $V_x$ can be found by:

\[
H(j\omega_c + \Delta \omega) = \frac{1}{R_s + R_{sw}} \times \frac{1}{1 + \frac{jNC_{BB} \omega_c}{\sin^2(\frac{\pi}{N})} + Y_1} \times Y_r,
\]

where $Y_r$ and $Y_i$ are (7) and (8), respectively.

\[
Y_r = \frac{1}{R_s + R_{sw}} \times \sum_{n=-\infty}^{+\infty} \frac{1 + (1 + nN)^2 (R_s || R_{sw}) R_s C_p^2 \omega_c^2}{(1 + nN)^2 [1 + (1 + nN)^2 (R_s || R_{sw})^2 C_p^2 \omega_c^2]} \tag{7}
\]

\[
Y_i = \frac{1}{R_s + R_{sw}} \times \sum_{n=-\infty}^{+\infty} \frac{(R_s - R_{sw}) || R_s C_p / \omega_c}{(1 + nN) [1 + (1 + nN)^2 (R_s || R_{sw})^2 C_p^2 \omega_c^2]} \tag{8}
\]

As can be deduced from (6), the center frequency of the filter (9) shifts to the lower frequency.

\[
\omega_c = \omega_0 - \frac{Y_i \times \sin^2\left(\frac{\pi}{N}\right)}{NC_{BB}} \tag{9}
\]

\[
|H(j\omega_c)| = \frac{1}{(R_s + R_{sw})} \times \text{Re} \times \frac{1}{R_s + R_{sw}} \times \sqrt{(R_s || R_{sw}) R_s C_p^2 \omega_c^2 + 1} \tag{10}
\]

The input impedance of the filter can be modeled by an RLC tank (Fig. 6(d)) where:

\[
\frac{1}{R_m} = Y_r - \frac{1}{R_s + R_{sw}} \times \frac{1 + (R_s || R_{sw}) R_s C_p^2 \omega_c^2}{1 + (R_s || R_{sw})^2 C_p^2 \omega_c^2} = C_m \tag{11}
\]

\[
C_m = \frac{NC_{BB}}{2 \sin^2\left(\frac{\pi}{N}\right)} \times L_m = \frac{1}{C_m \times \omega_0^2} \tag{12}
\]

Therefore the only thing that is modified by parasitic capacitance is the tank’s resistance $R_m$, which reduces as $C_p$ increases and this stands for the raise in the loss of the filter. The effect of parasitic capacitance on change of the center frequency (9), and the impedance of the filter at its center frequency (11) for two different values of source resistance, $R_s = 50 \, \Omega$ and $200 \, \Omega$, $f_0 = 1 \, \text{GHz}$, $R_{sw} = 10 \, \Omega$, $C_{BB} = 20 \, \text{pF}$ and $N = 8$ is shown in Fig. 6(e).

Moreover, the effect of input parasitic capacitance on the voltage gain of the N-path filter for two different number of phases, $N = 4$ and 8, is illustrated in Fig. 6(e). As can be seen, the effect of parasitic capacitance is much more pronounced in the case of lower number of phases and higher values of source resistance. This effect can be explained intuitively. Every time a switch is on, there is a charge sharing between the baseband capacitor and the parasitic capacitor, leading to energy loss and hence lowering the gain of filter. This effect can be mitigated by lowering the harmonic content of the filter by increasing the number of phases. The effect of parasitic capacitance on an active N-path filter can be deduced from the above discussion:

\[3\text{Please note that increasing the number of phases also increases the parasitic capacitance of the switches. Therefore, in a case where the parasitic capacitance of the switches is the main contributor, increasing the number of phases is not quite beneficial.}\]
1) it lowers the effective impedance of the internal nodes of the filter and consequently de-Qs the filter shape; 2) due to the reduction of the center frequency of switched-capacitor sections, it introduces an extra phase shift to each node of the filter which potentially can lead to an unwanted peaking in the passband shape of the filter. These effects are exacerbated as the switching frequency increases.

IV. DESIGN OF THE PROPOSED FILTER

To reduce the number of active components and hence lowering the power consumption and increase the dynamic range of the filter, the first gyration in the proposed filter (Fig. 2(d)) is substituted by a single G_m cell. In this way, the filter can be seen as stagger tuning a 2nd and a 4th order BPF (Fig. 7(a)). The gyration is realized using two G_m cells. In contrast to conventional gyration design, two different values have been assigned to the feedforward and return G_m’s of the gyration. As we will see later, the noise contribution of the gyration will be lowered and at the same time a decent amount of gain can be achieved. We chose 8 phases in our design. As discussed previously, increasing the number of phases is beneficial in reducing the folding-back issues and hence decreasing the NF of the filter (less noise-folding from higher harmonics of f_in) and lowering the spurs. However, there are tradeoffs among folding-back, maximum achievable frequency and dynamic power consumption. A differential structure is exploited to combat common-mode disturbance. To eliminate bandpass filtering at even harmonics of the clock frequency, a differential clocking scheme is utilized (Fig. 7(b)). In this way, the even Fourier coefficients of the effective clock signals are zero and hence there is no gain at DC and other even harmonics of the filter. To save area, capacitors are made differential.

A. Transfer Function of the Filter

As discussed in the design methodology, by substituting each switched-capacitor section with an equivalent baseband capacitance of NC_BBI, the single-ended LPF counterpart of the filter shown in Fig. 7(c) will result. Transfer function of this filter by assuming R_sw = 0 Ω is described by:

\[ H_{\text{LPF}}(s) = \frac{V_{\text{out}}(s)}{V_{\text{in}}(s)} = \frac{H_0}{(1 + s/p_1)(as^2 + bs + 1)} \]  

(13)

where

\[ H_0 = \frac{\sqrt{2}g_m1g_m2}{D} \]  

(14)
\[
p_1 = \frac{1}{8C_{BB1}R_s}, \quad a = \frac{8^2C_{BB2}C_{BB3}}{D} \\
b = \frac{8}{D} (C_{BB3}g_{o1} + C_{BB2}g_{o2}).
\]

and D is \(g_m g_m + g_{o1} g_{o2}\). Because \(g_m g_m + g_{o1} g_{o2} \gg 1\), (14) can be simplified to \(H_0 = \sqrt{2}g_{m1}/g_{m3}\). The \(g_{m1}\) is chosen to be 60 \(mS\) to obtain a NF lower than 3 \(dB\). The \(g_{m3}\) is 4 \(mS\) which leads to a voltage gain of 25.5 \(dB\). Consequently, as discussed in section III, the total transfer function of the filter will be the scaled version of (13) which is translated to around \(f_0\).

\[
H(j(\omega_0 + \Delta \omega)) = \sin^2(\pi/N) \times H_{LPF}(j \Delta \omega)
\]

The effect of switch resistance on the transfer function of the filter can be found using the technique described in section III C. In Fig. 7(c), the transfer functions from the input voltage to the baseband voltages \(V_{bb}\) are calculated \((H_{bb}(s))\). To find the total transfer function of the filter, each baseband capacitor is replaced by its equivalent voltage source as shown in Fig. 7(d) [i.e., \(0.5\sin^2(\pi/N)H_{bb}(j \Delta \omega)V_m(j(\omega_0 + \Delta \omega))\)]. Afterwards, the total transfer function of the filter around \(f_0\) can be found by superposition:

\[
H(j(\omega_0 + \Delta \omega)) = \frac{\sqrt{2}\sin^2(\pi/N)}{1 + D \times R_{sw}^2 + (g_{o1} + g_{o2})R_{sw}^2} \times \\
(1 + R_{sw} g_{o1})H_{bb1}(j \Delta \omega) - g_{m2}R_{sw}H_{bb2}(j \Delta \omega) + \\
g_{m1}g_{m2}R_{sw}^2H_{bb1}(j \Delta \omega) + \frac{g_{m1}g_{m2}R_{sw}^2}{\sin^2(\pi/N)(R_{sw} + R_s)}
\]

where

\[
H_{bb3}(s) = \frac{g_{m1}g_{m2}(1 + 8C_{BB1}R_{sw}s)(1 + 8C_{BB2}R_{sw}s)}{D[1 + 8C_{BB1}(R_{sw} + R_s)s](A s^2 + B s + 1)}
\]

\[
H_{bb2}(s) = \frac{-g_{m1}(1 + 8C_{BB1}R_{sw}s)(g_{o2} + 8C_{BB3}s(1 + g_{o2}R_{sw}))}{D[1 + 8C_{BB1}(R_{sw} + R_s)s](A s^2 + B s + 1)}
\]

\[
H_{bb1}(s) = \frac{1}{1 + 8C_{BB1}(R_{sw} + R_s)s}
\]

\[
A = a \times [1 + (g_{o1} + g_{o2})R_{sw} + D \times R_{sw}^2],
\]

\[
B = b + 8(C_{BB2} + C_{BB3})R_{sw}.
\]

For low values of switch resistance, to a very good approximation, only the first term between the square brackets in (17) determines the passband shape of the filter. The other remaining terms, merely modify the stopband shape of the filter. It should be noted that (17) will shrink to (16) for \(R_{sw} = 0\ \Omega\). The impact of different terms of (17) on the total transfer function of the filter is shown in Fig. 8 and as discussed, the dominant contributor in the passband is the first term of (17) and the other remaining terms are just responsible for the modification in stopband shape of the filter.

Now based on (17), we design a center frequency tunable BPF with bandwidth of 9 \(MHz\). The values of capacitors and \(G_m\) cells are shown in Fig. 7. In transistor-level implementation, relatively high value of \(g_{m1}\) leads to low \(r_o\). In the actual realization, two negative resistors have been added to the internal nodes of the filter (see section V) to increase and control \(r_0\) and \(r_{o2}\). Because it is not desirable to use large amount of negative admittance (reduction in DR and increase in \(P_C\)), a value of 150 \(\Omega\) and 400 \(\Omega\) are chosen for \(r_o\) and \(r_{o2}\), respectively. Although exploiting higher values of \(r_{o1,2}\) reduces the required value of baseband capacitance for a certain bandwidth, it amplifies the effect of parasitic capacitances because the associated decrease in \(R_m\) (see Fig. 6) is relatively stronger. In general, the non-
zero switch resistance lowers the $Q$-factor of the filter. The simulated transfer function of the filter with component values shown in Fig. 7 is illustrated in Fig. 9(a). Moreover, the effect of 2.5% reduction in the duty-cycle of the clocks is shown in Fig. 9(a) which is a reduction in the stopband rejection of the filter and reduction in the bandwidth of the filter. (The baseband capacitors see their equivalent resistance for a smaller amount of time.) In fact, because there are $N$ time-slots with width of $T_{lo}$ ($D_{\text{ideal}} - D_{\text{real}}$), the gain difference between passband and stopband will be $\text{sinc}^2\left(\frac{\pi}{8}\right)/\left[N D_{\text{ideal}} - D_{\text{real}}\right]$ for $D_{\text{ideal}} - D_{\text{real}}$ which is our case is 14 dB (Fig. 9(a)). For perfect duty cycles, the stopband rejection, $A_{sb}$, (the difference between the passband and stopband voltage gain) of the filter can be found using the simplified circuit shown in Fig. 10 and it is described in (21). For the values used in our design, the stopband rejection is 56 dB. A technique to eliminate the effect of switch-resistance on the ultimate rejection of the filter is discussed in Appendix B.

$$
\frac{1}{A_{sb}} = \frac{\text{sinc}^2\left(\frac{\pi}{8}\right) \times \left(1 + \frac{1}{R_s^{(SNR_{f_m} f_m)} \times \left(1 + \frac{R_s}{R_{sw}}\right)}\right)}{21}
$$

The simulated transfer function of the filter is compared with its mathematical derivation (17) in Fig. 9(b) for two different values of switch resistance (0 Ω and 10 Ω) and as can be seen they match very well. As can be seen, non-zero switch resistance lowers the $Q$-factor of the filter.

**B. NF of the Filter**

Here, the noise performance of the filter is analyzed. At first, it is required to find the transfer function of different noise sources to the output node of the filter (Fig. 7(b)). $V_{n1,2,3}$ represent the switch resistance noise of different sections.
It can be shown that:

\[ V_{\text{out}}(\omega_0) \approx \frac{\beta_k}{g_{m3}} \frac{g_{m2}}{g_{m1}} (1 + 8k) \omega_0 \]

Now, the total noise contribution due to \( I_{\text{in2}} \) can be calculated with the help of Fig. 11(d). Therefore, the noise excess factor due to \( I_{\text{in2}} \) will be approximately \( \frac{P_{\text{noise}}}{4kT R_s g_{m1}^2 \beta_1} \). By exploiting the same procedure, the noise contribution of different noise sources to the output node can be found. It can be shown that the NF of the filter at its center frequency can be found by (by applying the previous assumptions):

\[
F \simeq \beta^{-1}_{R_s} + \beta^{-1}_{R_s} \left( \beta^{-1}_{R_s} - 1 \right) \frac{R_{sw}}{R_s} \left( \frac{g_{m3}}{g_{m1}} \right)^2 + \beta^{-1}_{R_s} \frac{g_{m3}}{g_{m1}} R_s + \beta^{-1}_{R_s} \frac{g_{m3}}{g_{m1}} R_s + \frac{\beta^{-1}_{g_{m,\text{neg}}} g_{m,\text{neg}}}{g_{m,\text{neg}}} \left( \frac{R_{sw}}{R_s} \right) + \frac{\beta^{-1}_{g_{m,\text{neg}}} g_{m,\text{neg}}}{g_{m,\text{neg}}} \left( \frac{R_{sw}}{R_s} \right) \left( \frac{g_{m2}}{g_{m1}} \right)^2 + \frac{\beta^{-1}_{g_{m,\text{neg}}} g_{m,\text{neg}}}{g_{m,\text{neg}}} \left( \frac{R_{sw}}{R_s} \right) \left( \frac{g_{m2}}{g_{m1}} \right)^2 R_s.
\]

where \( g_{m,\text{neg}} \) are the \( G_m \) cells added to the internal nodes of the filter to control \( r_{o1,2} \). Interestingly, it can be shown that the transfer functions from \( V_{\text{in1,2,3}} \) to the output of the filter have a bandstop shape and therefore the noise contribution of switches is relatively suppressed at the center frequency of the filter. An exact derivation of the NF is introduced in Appendix C.

V. REALIZATION

The filter was realized in CMOS LP 65 nm technology. The schematic of the proposed filter is illustrated in Fig. 12(a). As discussed in section III, in the methodology, it is assumed that all the components except the baseband capacitors are memory-less elements. However, in reality this is not the case and \( G_m \) cells and switches contribute a large amount of parasitic capacitance to the internal nodes of the filter. These parasitic capacitances and their associated extra phase shifts (in section III, it was shown that besides introducing loss, the parasitic capacitance lowers the effective center frequency of the filter which is equivalent to extra phase shift) can potentially distort the passband shape of the filter. This is the same phenomenon that also occurs in bandpass \( G_m \)-C filters [10]. In this work, our aim was to alleviate this issue with minimum additional components.

A simple yet effective way to attain this purpose is to use a Miller compensation method, by including \( C_F \), as shown in Fig. 12. It is possible here due to the uni-lateralization made by \( G_m \) and having a decent amount of gain in the filter. The intuitive explanation is given in Fig 12(d). Two effects are involved in the operation of the Miller compensation: 1) it reduces the effect of parasitic capacitors on the output node of the filter due to its bandwidth enhancement effect at output node of the filter and hence leads to reduction of the passband ripple of the 4th order section; 2) it reduces the center frequency of the 2nd order section and hence the peaking part will see less gain and eventually this leads to the elimination of the peaking in the passband shape of the resultant filter (see subsection A). Each switch in the filter (Fig. 12(b)) is sized (W/L = 50/µm/60nm) to obtain an on resistance of around 10 Ω. Each NMOS switch is in a separate p-well with its bulk and source tied together, avoiding an increase in the threshold voltage of the transistor.3 Large switches are used to reduce their noise, nonlinearity, mismatch between them and to increase the stopband rejection of the filter. Nevertheless, increasing the size of the switches will introduce more parasitic capacitance to the filter nodes which can lead to distortion of the passband shape of the filter. Moreover, large switch transistors increase the dynamic power consumption and the LO leakage to the input port of the filter. Because the drain and source of each switch have a DC bias of 0.6

3The parasitic capacitance of the well is in parallel with the baseband capacitors and therefore it is not important.
V ($V_{DD}/2$), for proper operation (high linearity and low on resistance) of the switches, the low and high levels of the clock signals should be raised by 0.6 V. The clock signals are ac-coupled to the gate of each switch which has a high ohmic resistor to a bias voltage of 0.75 V ($5V_{DD}/8$). The ac-coupling capacitors are sized large enough to minimize the voltage drop due to the capacitive voltage division between the ac-coupling capacitor and the gate capacitance of the switches.\(^6\)

The baseband capacitors are realized by a combination of accumulation-mode NMOS and MOM capacitors.

All the $G_m$ cells are based on a self-biased inverter\(^{[11]}\) unit-cell (Fig. 12(c)) using minimum channel-length transistors with different scaling factors. Inverter-based $G_m$ cells can achieve a very low 2\(^{nd}\) order harmonic distortion citeBram. This feature and the differential nature of the circuit together, lead to a low 2\(^{nd}\) order distortion which is limited by the mismatch. To reduce the parasitic capacitance of the $G_m$s, LVT (low $V_{th}$) transistors are used in the design which leads to 30\% reduction in parasitic capacitance compared to the SVT (standard $V_{th}$) case.\(^7\) However, using LVT transistors leads to more power consumption. Because $g_m = I_{DC}/(V_{DD}/2 - V_{th})$, therefore as $V_{th}$ decreases, the required DC current for the same $g_m$ increases accordingly. Two negative resistors made of inverters are added to the circuit to control the impedance level of the internal nodes of the filter namely $r_{a1}$ and $r_{a2}$ in the design (see Fig. 7(c)). These negative resistors have a separate supply voltage ($AV_{DD2}$) with nominal value of 1.2 V. To make the common-mode positive feedback which exists in the gyrator stable, two diode connected inverters are added to the output nodes of the filter. All the $G_m$s together draw about 11.7 mA from the 1.2 V. A modulo-8 ring counter is used to obtain 8 non-overlapping clock signals with 12.5\% duty cycle. The simplified block diagram of the clock generator\(^{[29]}\) is shown in Fig. 12(e) where a master clock at 8 times the switching frequency is applied externally. Due to its lower power consumption and higher speed, D flip-flops based on transmission gates have been exploited\(^{[29]}\). Fig. 13 illustrates the on-chip measurement interface of the proposed filter which is also used in the simulations.

Fig. 14(a) illustrates the effect of Miller compensation method on the passband shape of the filter. Without Miller compensation, there is a 1.5 dB peaking in the passband of the filter. The optimum value of the Miller capacitor (45 fF) is found using simulations. The simulated transfer function of the proposed filter in the whole tuning range is illustrated in Fig. 14(b). The utilized value of $AV_{DD2}$ (a separate voltage source for negative resistors) is shown for each clock frequency.

As discussed before, the parasitic capacitance at each node of the filter modifies the equivalent resistance of that node. This effect is frequency dependent which means that as clock frequency reduces, the $Q$-factor of the filter increases. This leads to higher ripples in the passband of the filter for low clock frequencies. As a remedy, the supply voltage of the negative resistors is reduced for low clock frequencies. Albeit the amount of modification in $AV_{DD2}$ is less than $\leq7\%$. The simulated passband details of the filter shape in the whole tuning range is depicted in Fig. 14(c) which includes the case where the $AV_{DD2}$ is fixed (1.2 V). The passband gain of the filter varies by 1 dB in the tuning range and the maximum passband ripple is 0.3 dB. As can be seen in Fig. 14(c), the passband ripple of the filter without any modification ($AV_{DD2} = 1.2$ V) is $\leq0.6$ dB. In reality, due to PVT variations, the value of the $G_m$ cells changes, leading to a

\(^6\)The voltage loss can be compensated by an slight increase of the DC bias voltage of the clock signals.

\(^7\)The difference between the threshold voltage of the two case is 0.1 V.
modification in the bandwidth of the filter. However, by tuning the supply voltage of the $G_m$ cells, this can be corrected.

A. Simulation Results

The simulated NF of the filter is shown in Fig. 15(a) for two cases: 1) there is no parasitic capacitance in the circuit and 2) there are parasitic capacitances and Miller compensation. Moreover, the mathematical derivation of the noise figure in the case of no parasitic capacitance ([28] in Appendix C) is illustrated for comparison which is in close agreement with simulation. The increased capacitance at the input port of the filter due to the Miller capacitance and its associated loss (see section III) is the cause of 0.3 dB degradation in the NF of the filter compared to the case of no parasitics. The simulated NF of the filter in the whole tuning range is around 2 dB.

The effect of a non-zero rise/fall time of the clock signals on the performance of the filter is illustrated in Fig. 15(b) and (c). As can be seen, for the rise/fall time values shown in Fig. 15(b) and (c), its effect on the transfer function and NF is not considerable. Also, the effect of rise/fall time on the performance of a passive mixer has been shown in [30]. In general, as the rise/fall increases, the average value of the switch resistance increases and this leads to a raise in the NF and a degradation of the filter shape.

Fig. 16(a) shows the simulated phase-noise of on-chip 8-phase LO signals (1 GHz) for a noisy and a noiseless external signal generator (8 GHz). Clearly, in the case of a noisy external signal generator, the phase-noise of the on-chip LO signals for low offset frequencies is dominated by the phase-noise of the external generator which is attenuated by 18 dB ($20\log(8)$). For large offset frequencies, the phase-noise is limited by the noise contribution of the frequency divider and drivers. The NF of the filter, for a blocker located at $f_{lo} + f_b$ with an input power of $P_b$ where $f_{lo}$ and $f_b$ are 1 GHz and 20 MHz respectively, is shown in Fig. 16(b) for three cases: 1) noiseless on-chip LO signals, 2) on-chip LO signals with actual phase-noise [(II) in Fig. 16(a)] and 3) actual on-chip LO signals with +20 dB additional phase-noise. As can be seen, in the two cases of noiseless and actual on-chip LO signals, the NFs are similar. This means that the degradation of the NF is mainly due to gain compression rather than reciprocal mixing. However, by increasing the phase-noise of the actual on-chip LO signals by +20 dB, the NF considerably increases as the magnitude of the blocker increases. In this case, the blocker noise performance of the filter is limited by reciprocal mixing. The exact mathematical derivation of the effect of phase-noise on N-path filters can be found in [31].

VI. MEASUREMENTS

The chip micrograph of the proposed filter is illustrated in Fig. 17. The chip has been fabricated in CMOS LP 65 nm technology and the active area of the filter is about 0.27 mm². The chip is mounted in a QFN32 package and tested on a printed circuit board. The measured transfer function of the filter in the whole tuning range (0.1 GHz to 1.2 GHz) and the passband shape of the filter are demonstrated in Fig. 18. The maximum passband ripple of the filter in the whole tuning range is less than 0.6 dB. The negative resistances of the filter are slightly changed by tuning their supply voltages ($AV_{DD2}$) ($\leq 8\%$) over the whole tuning range. However, without any modifications, the passband ripple is still less than 1 dB ($\leq 0.6$ dB in the simulation) over the whole tuning range. The measured stopband rejection of the filter is 59 dB. The bandwidth of the filter is about 8 MHz which is equivalent to

---

8The phase-noise has been extracted from the datasheet of an Agilent signal generator E8251A PSG-A and has been used in simulations. This signal generator was utilized in measurements.
a $Q$-factor of 125 at center frequency of 1 GHz. Because the bandwidth of N-path filters is constant, as the center frequency of the filter reduces, the $Q$-factor of the filter will decrease. In this case, the $Q$-factor of the filter varies from 12.5 at $f_{lo} = 0.1$ GHz to 150 at $f_{lo} = 1.2$ GHz. The passband gain of the filter is about $+25$ dB after de-embedding the loss of the common-drain buffers calculated from simulation. The measured $S_{11}$ varies between $-5$ dB and $-8$ dB, in the passband of the filter over the clock frequency range. The measured NF of the filter is shown in Fig. 19(a). It varies from 2.6 dB to 3.1 dB in the tuning range. The filter can attain a low NF because of: 1) the exploitation of asymmetric gyrators; 2) a relatively high value of $g_{m1}$; 3) the utilization of a very small amount of negative admittance; 4) a low switch resistance; and 5) the utilization of 8 phases which leads to less harmonic-folding of the noise at higher harmonics of the clock frequency. The measured out-of-band IIP$_3$(OOB) and 1dB blocker compression point $B_{-1\text{dB,CP}}$ for different offset frequencies from $f_{lo} = 1$ GHz are illustrated in Fig. 19(b). For IIP$_3$ measurements, two tones which are located at frequency of $f_{lo} + \Delta f$ and $f_{lo} + 2\Delta f$ have been used. For $B_{-1\text{dB,CP}}$ measurements, the input power of the blocker located at $f_{lo} + \Delta f$ that leads to a 1 dB reduction in the passband gain of the filter is reported. The measured IIP$_3$(OOB) of $+26$ dBm and 1dB blocker compression point $B_{-1\text{dB,CP}}$ of $+7$ dBm are achieved at $\Delta f$ of only 50 MHz and $f_{lo}$ of 1 GHz. To demonstrate the resilience of the filter to large out-of-band blockers, the transfer function of the filter at $f_{lo} = 1$ GHz is measured with and without a continuous-wave blocker with an input power of $+2.3$ dBm located only $+20$ MHz far from the center frequency of the filter and it is shown in Fig. 19(c). The filter can achieve excellent out-of-band linearity because of: 1) the first section being passive and hence the first $G_m$ already receives a 2nd-order filtered signal and the further filtering in the subsequent stages; 2) the very linear differential I/V characteristic of an inverter when loaded with low impedance [11], [32].

![Comparison Table](image)

---

![CMOS LP 65 nm chip micrograph indicating functional blocks.](image)
in the contrast to N-path filters where the center frequency of the filter is determined by the switching frequency. In the case of Q-enhanced LC filters, due to the low Q-factor of the on-chip inductors, a large amount of negative resistance would be needed which would definitely reduce the DR of the filter and more importantly LC filters are not tunable and process scalable. Finally, it can be said the DR of the proposed BPF is the same as its LPF counterpart which contains a much lower number of active devices compared to BP $G_m$-C filters. The filter is compared with state-of-the-art integrated filters [6, 16, 20] and complete receivers [19, 32, 33] in Table I. According to the FOM described in [8], the FOM of our filter is 127.4 dB-Hz/mW at 1 GHz and 132.5 dB-Hz/mW at 0.1 GHz. Compared to [20], much better passband shape, selectivity and stopband rejection are obtained. Compared to [19], better out-of-band linearity, filter shape and NF are accomplished. Compared to [16], the NF is improved by more than 7 dB. The proposed integrated tunable BPF can be

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|}
\hline
Gain [dB] & Measurement & Simulation \\
\hline
NF [dB] & $2.6 - 3.1$ & $1.9 - 2.3$ \\
\hline
IIP3 [dBm] & $-12$ & $-14$ \\
\hline
IIP3 [dBm] ($\Delta f$= +50MHz) & $+26$ & $+30$ \\
\hline
P$_{-1dB,CP}$ [dBm] & $-23$ & $-26$ \\
\hline
B$_{1dB,CP}$ [dB] ($\Delta f$= +50MHz) & $+7$ & $+7.5$ \\
\hline
BW [MHz] & $8$ & $9$ \\
\hline
Ripple [dB] & $\leq 0.6$ & $\leq 0.3$ \\
\hline
\end{tabular}
\caption{A comparison between simulation and measurement results}
\end{table}
used as a channel-select SAW-LNA hybrid which is tunable over a decade in frequency. Due to the isolation provided by $G_{m1}$, when a large out-of-band blocker is not present, it is possible to turn-off the first stage, lowering the dynamic power consumption and improving the NF of the filter.

VII. CONCLUSION

A design methodology for synthesis of active N-path BPFs is introduced. Based on this methodology, a 0.1-to-1.2 GHz tunable 6th-order N-path channel-select filter in 65 nm LP CMOS is introduced. It is based on coupling N-path filters with gyrators, achieving a “flat” passband shape and high out-of-band linearity. A Miller compensation method is utilized to considerably improve the passband shape of the filter. The filter has 2.8 dB NF, +25 dB voltage gain, +26 dBm wideband IIP3, +7 dBm B1dB,CP and 59 dB stopband rejection. The analog and digital part of the filter draw 11.7 mA and 3-36 mA from 1.2 V, respectively. The digital power consumption includes all the digital circuitry, namely the inverters that work at $8f_{lo}$, the divider, and the LO distribution network. Because the filter consists of 3 passive-mixer alike stages, the $P_d$ of the filter is 2-3 times higher than the $P_d$ of a passive-mixer. The proposed filter only consists of inverters, switches and capacitors and therefore it is friendly with process scaling.

APPENDIX A

CASCADE TWO SIMPLE N-PATH FILTERS

We already know that the gain of a simple N-path filter at its center frequency is $\text{sinc}^2(\pi/N)$. Accordingly, it may be thought that the gain of the cascade of two N-path filters shown in Fig. 20(a) should be $\text{sinc}^4(\pi/N)$. However based on the proposed methodology, also the gain of the cascaded one should be $\text{sinc}^2(\pi/N)$. What causes this discrepancy?

We should make two observations: 1) The first N-path filter other than making a signal at $f_{lo}$ at node $V_1$, also produces signals at $(1+kN)f_{lo}$ with gain of $\text{sinc}^2(\pi/N)/(1+kN)$ [16]; 2) The second N-path filter other than passing the signal at $f_{lo}$ without any frequency translation, also translates the produced harmonics of the first N-path filter at $(1+kN)f_{lo}$ to $f_{lo}$ at node $V_2$ by gain of $\text{sinc}^2(\pi/N)/(1+kN)$ [16]. This process is illustrated graphically in Fig. 20(b). Therefore the gain of the filter is $\text{sinc}^4(\pi/N) \times \sum_{k=-\infty}^{\infty} 1/(1+kN)^2$ which eventually can be simplified to $\text{sinc}^2(\pi/N)$. It is easy to show that the gain of an N-path notch filter [27] is $1-\text{sinc}^2(\pi/N)$ where as N decreases the depth of notch reduces. Now, consider the N-path filter illustrated in Fig. 21(a). Interestingly, it can be shown that the gain of the filter at $f_{lo}$ at node $V_2$ is zero and does not depend on the number of phases! Based on the same observations we did above, the total gain of the filter can be found using Fig. 21(b). Consequently, the gain at $f_{lo}$ will be $[1-\text{sinc}^2(\pi/N)] \times \text{sinc}^2(\pi/N)-\text{sinc}^4(\pi/N) \times \sum_{k\neq 0} 1/(1+kN)^2$ which finally can be simplified to 0.
APPENDIX B

ELIMINATION OF THE EFFECT OF SWITCH RESISTANCE ON ULTIMATE-REJECTION OF THE FILTER

It is possible to utilize the technique used in [16] to suppress the effect of switch resistance on the stopband rejection of the filter at the cost of doubling the dynamic power consumption. In this way, the out-of-band linearity of the filter improves. (For example, the first G_m cell would see higher stopband rejection.) This is illustrated in Fig. 22(a). The LPF counterpart of the filter is shown in Fig. 22(b) which interestingly can be simplified to the circuit shown in Fig. 22(c). The values of the g_m1n, g_m1, and g_m3 are g_m × r_o1/(r_o1 + R_sw), g_m2 × r_o2/(r_o2 + R_sw), and g_m3 × r_o1/(r_o1 + R_sw), respectively. The values of r_o1n and r_o2n are r_o1 + R_sw and r_o2 + R_sw, respectively.

APPENDIX C

NF DERIVATION

Using the same procedure as demonstrated in section III, the exact transfer functions of different noise sources \( \omega_{\text{noise}} = \omega_{\text{out}} + \Delta \omega, k \in \mathbb{Z} \) to the output node (\( \omega_{\text{out}} = \omega_{\text{in}} + \Delta \omega \)) are described in:

\[
\begin{align*}
V_{\text{out}}|_{\omega_{\text{out}}} = & \begin{cases} 
\beta_1 Z_n2(j \Delta \omega) + \alpha_3 \quad k = 0 \\
\beta_k Z_n2(j \Delta \omega) \quad k \neq 0
\end{cases} \\
\frac{\mathbb{I}m2|_{\omega_{\text{noise}}}}{V_{\text{out}}|_{\omega_{\text{out}}}} = & \begin{cases} 
\beta_1 Z_n3(j \Delta \omega) - R_{sw} \alpha_2 \quad k = 0 \\
\beta_k Z_n3(j \Delta \omega) \quad k \neq 0
\end{cases} \\
\frac{\mathbb{V}n1|_{\omega_{\text{noise}}}}{V_{\text{out}}|_{\omega_{\text{out}}}} = & \begin{cases} 
\beta_1 H_n1(j \Delta \omega) - \alpha_3 g_m R_s \quad k = 0 \\
\beta_k H_n1(j \Delta \omega) \quad k \neq 0
\end{cases} \\
\frac{\mathbb{V}n2|_{\omega_{\text{noise}}}}{V_{\text{out}}|_{\omega_{\text{out}}}} = & \begin{cases} 
\beta_1 H_n2(j \Delta \omega) - \alpha_1 \quad k = 0 \\
\beta_k H_n2(j \Delta \omega) \quad k \neq 0
\end{cases} \\
\frac{\mathbb{V}n3|_{\omega_{\text{noise}}}}{V_{\text{out}}|_{\omega_{\text{out}}}} = & \begin{cases} 
\beta_1 H_n3(j \Delta \omega) + \alpha_4 \quad k = 0 \\
\beta_k H_n3(j \Delta \omega) \quad k \neq 0
\end{cases}
\end{align*}
\]

where

\[
\begin{align*}
H_n1(s) = & \alpha_1 (H_{bb2}(s) - g_m Z_{x1}(s)) + \alpha_2 [g_m Z_{x2}(s) - H_{bb3}(s)], \\
& - \frac{\alpha_3 g_m R_s}{R_{sw} + R_s} H_{bb1}(s), \\
H_n2(s) = & -\alpha_1 H_x1(s) + \alpha_2 H_x2(s), \\
H_n3(s) = & \alpha_1 [g_m Z_{x3}(s) - g_o Z_{x3}(s)] - \alpha_2 g_m Z_{x2}(s) - \alpha_2 g_o Z_{x1}(s), \\
Z_{n2}(s) = & -\alpha_1 Z_{x1}(s) + \alpha_2 Z_{x2}(s), \\
Z_{n3}(s) = & -\alpha_1 Z_{x3}(s) + \alpha_2 Z_{x4}(s)
\end{align*}
\]

and

\[
\begin{align*}
\alpha_1 = & \frac{R_{sw} g_m}{1 + D \times R_{sw}^2 + (g_o + g_o R_{sw})}, \\
\alpha_2 = & \frac{1 + D \times R_{sw}^2 + (g_o + g_o R_{sw})}{1 + g_3 R_{sw}}, \\
\alpha_3 = & R_{sw} \alpha_1, \quad \alpha_4 = 1 - g_m \alpha_3 - R_{sw} g_o \alpha_2,
\end{align*}
\]

Now, by knowing the transfer function of all the noise sources to the output voltage (24), the total output voltage noise of the filter, including all the folding-back components, can be found (see Fig. 11(d)). (28) is used in section V to calculate the noise figure of the filter.

\[
0.5 \sqrt{V_{\text{out}1|\omega_{\text{in}}}^2} = \left( \sum_{i=2}^{3} \left| \mathbb{V}_{\text{m1}}(i, n) \right|^2 \right)^{\frac{1}{2}} \times \left( \beta_1 - \beta_1^2 \right)
\]

Acknowledgment

This research is supported by the Dutch Technology Foundation (STW). We thank STMicroelectronics for Silicon donation and CMP for their assistance. Also, we would also like to thank A. Cathelin, M. Oude Alink, G. Wienk and H. de Vries for their helpful contributions.

References


Milad Darvishi received the BSEE degree from University of Tehran, Tehran, Iran in 2006, MSEE degree from Sharif University of Technology, Tehran, Iran in 2008. He received the Ph.D. degree (cum laude) on the subject of active N-path filters from the University of Twente, Enschede, the Netherlands in 2013. He is currently a Sr. Analog Engineer with Qualcomm corporation, San Diego, CA. He research interests are Analog and RF IC design for RF communications.

Ronen van der Zee (M’07) received the M.Sc. degree (cum laude) in electrical engineering from the University of Twente, Enschede, the Netherlands in 1994. In 1999, he received the Ph.D. degree from the same university on the subject of high-efficiency audio amplifiers. In 1999, he joined Philips Semiconductors, where he worked on class AB and class D power amplifiers. In 2003, he joined the IC Design group at the University of Twente. His current research interests include linear and switching power amplifiers, RF frontends and wireless sensor networks.

Bram Nauta (F’08) was born in Hengelo, The Netherlands. In 1987 he received the M.Sc degree (cum laude) in electrical engineering from the University of Twente, Enschede, the Netherlands. In 1991 he received the Ph.D. degree from the same university on the subject of analog CMOS filters for very high frequencies. In 1991 he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven the Netherlands. In 1998 he returned to the University of Twente, as full professor heading the IC Design group. His current research interest is high-speed analog CMOS circuits.

He served as Associate Editor of IEEE Transactions on Circuits and Systems II (1997-1999). He was Associate Editor (2001-2006) and later the Editor-in-Chief (2007-2010) of IEEE Journal of Solid-State Circuits. He is member of the technical program committees of the International Solid State Circuits Conference (ISSCC) where he is the 2013 Program Committee Chair, the European Solid State Circuit Conference (ESSCIRC), and the Symposium on VLSI circuits. He is co-recipient of the ISSCC 2002 and 2009 “Van Vessem Outstanding Paper Award”, is distinguished lecturer of the IEEE, elected member of IEEE-SSCS AdCom and is IEEE fellow.