EEMCS

Home > Publications
Home University of Twente
Education
Research
Prospective Students
Jobs
Publications
Intranet (internal)
 
 Nederlands
 Contact
 Search
 Organisation

EEMCS EPrints Service


23963 Low-cost guaranteed-throughput communication ring for real-time streaming MPSoCs
Home Policy Brochure Browse Search User Area Contact Help

Dekens, B.H.J. and Wilmanns, P. and Bekooij, M.J.G. and Smit, G.J.M. (2013) Low-cost guaranteed-throughput communication ring for real-time streaming MPSoCs. In: Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP), 08-10 Oct 2013, Cagliary, Italy. pp. 239-246. ECSI Media. ISSN 1966-7116

Full text available as:

PDF
- Univ. of Twente only
398 Kb

Official URL: http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6661549

Exported to Metis

Abstract

Connection-oriented guaranteed-throughput mesh-based networks on chip have been proposed as a replacement
for buses in real-time embedded multiprocessor systems such as software defined radios. Even with attractive features like throughput and latency guarantees they are not always used because their hardware cost tends to be higher than buses.
In this paper we present a communication ring that provides throughput and latency guarantees. This ring is an attractive communication network as replacement for buses for small to medium scale embedded multiprocessor systems for real-time stream processing because of its relatively low hardware cost.
We show that the data serialization of our ring makes it contention free and enables sharing of buffers which reduces the hardware cost. A further cost reduction is achieved by implementing end-to-end flow-control in software and by supporting only writes over the network. Data-flow analysis techniques are used to prove that throughput and latency guarantees can be given despite that the proposed communication ring is connectionless.
We evaluated the performance and hardware cost of our communication ring using a 16 core multiprocessor system and a real-time PAL video decoder application. This design was implemented on a Virtex 6 FPGA and the ring was found to use roughly 2% of the logic cells used for the complete MPSoC design. Such a low hardware cost can justify the use of the ring in systems with low bandwidth utilization, as is the case for our PAL video decoder application which uses only 3% of the available bandwidth.

Item Type:Conference or Workshop Paper (Full Paper, Talk)
Research Group:EWI-CAES: Computer Architecture for Embedded Systems
Research Program:CTIT-WiSe: Wireless and Sensor Systems
Research Project:COMMIT/SENSA: Sensor Networks for Public Safety
Uncontrolled Keywords:Hardware, Network topology, Packet Switching, Throughput, Topology, Guaranteed Throughput, Synchronous Data Flow
ID Code:23963
Status:Published
Deposited On:25 November 2013
Refereed:Yes
International:Yes
More Information:statisticsmetis

Export this item as:

To request a copy of the PDF please email us request copy

To correct this item please ask your editor

Repository Staff Only: edit this item