Control circuitry and method of controlling for a sampling phase lock loop (PLL). By controlling the duty cycle of a sampling control signal, in accordance with the PLL reference and output signals, spurious output signals from the sampling PLL being controlled can be reduced.
SPUR REDUCTION TECHNIQUE FOR SAMPLING PLL'S

BACKGROUND

[0001] 1. Field of the Invention

[0002] The present invention relates to sampling phase lock loops, in particular, to control circuitry for sampling phase lock loops for reducing power consumption and spurious output signals.

[0003] 2. Related Art

[0004] Referring to FIG. 1, a conventional phase lock loop (PLL) 10 includes a sampling phase detector 12, followed by a charge pump 14, a low pass filter 16 and a controllable signal source 18, typically a voltage controlled oscillator (VCO). An external reference signal source 20, often in the form of a crystal oscillator, provides a reference signal 21 which is buffered by a buffer amplifier 22 to convert the sine wave input signal 21 to a square wave reference signal 23. In accordance with this buffered reference signal 23, the sampling phase detector 12 samples the VCO output signal 19. The sampled signal 13 drives the charge pump 14, the output of which is filtered by the low pass filter 16 to produce the DC control signal 17 for the VCO 18.

[0005] Referring to FIG. 2, the reference buffer circuit 22 is often implemented as an inverter circuit 22a (or multiple such inverters 22a connected in series). In accordance with well known principles, during positive extremes of the input signal 21, the NMOS transistor 30a is turned on and the PMOS transistor 30b is turned off. Conversely, during negative extremes of the input signal, the PMOS transistor 30a is turned on and the NMOS transistor 30b is turned off. This produces the output square wave signal 23 having negative and positive signal excursions, respectively. However, between such positive and negative signal extremes, both transistors 30a, 30b will be conductive.

[0006] Referring to FIG. 3, this implementation 22a of the buffer circuit 22 draws a significant amount of current from the power supply VDD. In order to achieve low PLL output signal 19 jitter, large transistor sizes are required for low reference clock signal noise. Accordingly, the large transistors 30a, 30b required for the inverting buffer circuit 22a can dominate the power consumption of the overall sampling PLL circuit. As seen in the Figure, when the input sine wave voltage 21 is higher than the NMOS transistor 30a threshold voltage V_{TH,N}, the NMOS transistor 30a is conducting. When the input voltage 21 is lower than the power supply voltage VDD minus the PMOS transistor 30b threshold voltage V_{TH,P}, the PMOS transistor 30b is conducting. Since the power supply voltage VDD is typically larger than the sum of the threshold voltages, there will be a time interval when both the NMOS 30a and PMOS 30b transistors are conducting. This results in a direct path current that flows from the power supply VDD to circuit ground GND. This direct path current is not fundamentally required for a circuit operation, and is, therefore, a waste of power. In some cases such direct path current can account for more than 90% of the total power for the inverter circuit 22a.

[0007] Referring to FIG. 4, the sampling circuitry 12 (FIG. 1) is typically implemented as a sampler circuit 12a having a series switch 40 and shunt capacitance 42. The switch 40 is opened and closed in accordance with the mutually opposed signal states of the square wave reference signal 23. This produces the sampled voltage 13 which is stored on the shunt capacitance 42 during the time intervals that the switch 40 is opened.

[0008] Referring to FIG. 5, the switching activity of such a sampler 12a tends to disturb operation of the VCO 18, thereby producing spurious output signals within the VCO output signal 19.

[0009] Referring to FIG. 6, in accordance with well known principles, differential circuitry can also be used as part of the PLL circuit 10. In such an implementation, the VCO 18/ produces a differential output signal having mutually opposed positive 19p and negative 19n signal phases which are separately sampled by switches 40p, 40n controlled by the preferred reference signal 23, and stored on sampling capacitances 42p, 42n to produce positive 13p and negative 13n phases of a differential sampled signal voltage.

[0010] As noted above, the switch 40 (FIG. 4) is closed when the reference signal 23 is asserted (e.g., high) and open when the reference signal 23 is de-asserted (e.g., low). The sampling edge 23p is aligned in phase to a rising edge of the output signal 19. When the switch 40 is turned off, the sampled output voltage 13p is well defined and equal to the DC component of the VCO output voltage 19. This also means that when the switch 40 is turned on again the voltage 13p on the sampling capacitance 42p will be equal to this DC voltage component. However, the VCO voltage 19 at the moment that the switch 40 is turned on may not be equal to its DC component. This results in charge sharing between the output of the VCO 18 and the capacitance 42 in the sampler 12a.

[0011] In other words, the switching activity of the sampler 12a periodically changes the loading of the output of the VCO 18. During the on time of the switch 40, the VCO output is loaded by the sampling capacitance 42, while during the off time of the switch 40, the VCO is disconnected and not loaded by the sampling capacitance 42. This change in loading produces changes in the frequency of the VCO output signal 19. The switch 40 is often implemented with a MOS transistor operating in its triode region. When the transistor is turned on or off, the channel charge within the MOS transistor is built or released and absorbed from or injected into, respectively, the output of the VCO 18. This results in spurious output signals being generated within the VCO output signal 19. In radio receiver applications, such spurious signals mix undesirably in the channel bandwidth, thereby degrading the signal-to-noise ratio (SNR), and in clock data recovery applications, such spurious signals translate to peak-to-peak jitter, thereby increasing the bit error rate (BER).

[0012] Accordingly, it would be desirable to provide better control of a sampling PLL such that power supply consumption is reduced and spurious output signals are minimized.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] FIG. 1 is a functional block diagram of a conventional sampling PLL with its input reference buffer circuitry.

[0014] FIG. 2 is a schematic diagram of a conventional inverting reference buffer circuit.

[0015] FIG. 3 is a signal timing diagram for the operation of the circuit of FIG. 2.

[0016] FIG. 4 is a schematic diagram of a conventional sampling circuit.

[0017] FIG. 5 is a signal timing diagram for the circuitry of FIG. 4.

[0018] FIG. 6 is a schematic diagram of a differential embodiment of the sampler circuitry of FIG. 4.
The following detailed description is of example embodiments of the presently claimed invention with references to the accompanying drawings. Such description is intended to be illustrative and not limiting with respect to the scope of the present invention. Such embodiments are described in sufficient detail to enable one of ordinary skill in the art to practice the subject invention, and it will be understood that other embodiments may be practiced with some variations without departing from the spirit or scope of the subject invention.

Throughout the present disclosure, absent a clear indication to the contrary, it will be understood that individual circuit elements as described may be singular or plural in number. For example, the terms "circuit" and "circuitry" may include either a single component or a plurality of components, which are either active and/or passive and are connected or otherwise coupled together (e.g., as one or more integrated circuit chips) to provide the described function. Additionally, the term "signal" may refer to one or more currents, one or more voltages, or a data signal. Within the drawings, like or related elements will have like or related alpha, numeric or alphanumeric designators. To the extent that the figures illustrate diagrams of the functional blocks of various embodiments, the functional blocks are not necessarily indicative of the division between hardware circuitry.

In accordance with the presently claimed invention, control circuitry and a method of controlling a sampling phase lock loop (PLL) are provided. By controlling the duty cycle of a sampling control signal, in accordance with the PLL reference and output signals, spurious output signals from the sampling PLL being controlled can be reduced.

In accordance with one embodiment of the presently claimed invention, control circuitry for a sampling phase lock loop (PLL) includes:

- a first electrode for conveying a PLL reference signal;
- a second electrode for conveying a PLL output signal from a sampling PLL;
- a third electrode for conveying to the sampling PLL a sampling control signal having a duty cycle; and
- sampling control circuitry coupled to the first, second and third electrodes, and responsive to the PLL reference signal and the PLL output signal by providing the sampling control signal, wherein the PLL output signal has a PLL signal frequency and a corresponding PLL signal period, and the PLL signal frequency is related to the duty cycle.

In accordance with another embodiment of the presently claimed invention, a computer readable medium includes a plurality of executable instructions that, when executed by an integrated circuit design system, cause the integrated circuit design system to produce an integrated circuit (IC) that includes:

- a first electrode for conveying a PLL reference signal;
- a second electrode for conveying a PLL output signal from a sampling PLL;
- a third electrode for conveying to the sampling PLL a sampling control signal having a duty cycle; and
- sampling control circuitry coupled to the first, second and third electrodes, and responsive to the PLL reference signal and the PLL output signal by providing the sampling control signal, wherein the PLL output signal has a PLL signal frequency and a corresponding PLL signal period, and the PLL signal frequency is related to the duty cycle.

In accordance with still another embodiment of the presently claimed invention, a method of controlling a sampling phase lock loop (PLL) includes:

- receiving a PLL reference signal;
- receiving a PLL output signal from a sampling PLL; and
- generating, responsive to the PLL reference signal and the PLL output signal for the sampling PLL, a sampling control signal having a duty cycle, wherein the PLL output signal has a PLL signal frequency and a corresponding PLL signal period, and the PLL signal frequency is related to the duty cycle.

Referring to FIG. 7, in accordance with an exemplary embodiment, the sampling PLL 10 is driven by a buffered reference signal 123p generated by buffer circuitry 122 including duty ratio adjustment (DRA) circuitry (discussed in more detail below), which, in turn, is controlled by a delay locked loop (DLL) 110. The DLL 110 includes a sampling phase detector 112 (e.g., a sampler 12a as depicted in FIG. 4), a charge pump 114 and low pass filter 116, similar to the sampling PLL 10. The filtered voltage 115 serves as the control signal for the buffer circuitry 122.

Referring to FIG. 8, as discussed in more detail below, the buffer circuitry 122 produces the reference signal 123p for the sampling PLL 10 and a related reference signal 123s for the DLL 110 such that the sampling duration, e.g., the duration of the asserted state of the reference signal 123p, is an integer multiple of the period of the VCO output signal 19. Accordingly, the instantaneous DC voltage component of the VCO output signal 19 is the same as the reference signal 123p transitions between its mutually opposed asserted and de-asserted signal states. As a result, charge sharing between the sampling capacitance 42 (FIG. 4) and the output stage of the VCO 18 is minimized, if not eliminated entirely.
[0049] Referring to FIG. 9, an exemplary embodiment 122a of the buffer circuitry 122 includes pulser circuitry 130, an inverting buffer 132 implemented with PMOS 132p and NMOS 132n transistors, and logic inverter circuitry 134. The pulser circuitry 130 has a tunable delay which is controlled by the output signal 115 of the DLL 110. The resulting signal pulse 131 drives the PMOS transistor 132p of the inverting buffer 132, while the original reference signal 21 drives the NMOS transistor 132n. The output of the inverting buffer circuitry 132 serves as the sampling control signal 123p for the sampling PLL 10, while its inverse serves as the sampling control signal 123n for the DLL 110.

[0050] Referring to FIG. 10, as a result, the sampling PLL control signal 123p and DLL control signal 123n ensure that the duty ratio of such signals 123p, 123n is such that the duration of the assertion state of the sampling PLL control signal 123p is in integer multiple of the period of the VCO output signal 19 (FIG. 8). When phase lock is achieved, the sampling PLL 10 aligns a rising edge of the VCO output signal 19 with its sampling edge 123p, while the DLL 110 aligns its sampling edge, i.e., the falling edge of its control signal 123n, with another rising edge of the VCO output signal 19. Since these control signals 123p, 123n are complementary, the DLL 110 also aligns the rising edge of the sampling PLL control signal 123p with the rising edge of the VCO output signal 19. As a result, both the rising and falling edges of the sampling PLL control signal 123p are phased aligned to a rising edge of the VCO output signal 19. This ensures that the switch on-time (duration of assertion) of the sampling PLL control signal 123p (and similarly the DLL sampling control signal 123n) is defined to be an integer multiple of the period of the VCO output signal 19.

[0051] As will be readily appreciated, the additional delay of the inverter circuitry 134 can be compensated in the signal path for the sampling PLL control signal 123p by adding a transmission gate in series (not shown). Since the DLL 110 controls the rising edge of the sampling PLL control signal 123p, which is not the sampling edge, the DLL 110 will not add noise or disturb the operation of the sampling PLL 110.

[0052] By adding the DLL 110, the capacitance loading the VCO 18 is kept constant over time. The sampling phase detectors 12, 112 should be substantially the same. With complementary sampling control signals 123p, 123n, the sampling operations of the sampling phase detectors 12, 112 are mutually exclusive, i.e., when one sampling phase detector is on, the other sampling phase detector is off. As a result, the VCO 18 is always loaded by one sampling phase detector, and such loading does not change with switching. Further, any charge injection from the switch in one sampling phase detector will be largely absorbed by the switched capacitance in the other sampling phase detector, and will cause minimal disturbance to operation of the VCO 18.

[0053] Referring to FIG. 10, the direct path current conduction through the inverting buffer circuitry 132 can be minimized by proper choice of the timing within the pulser circuitry 130. When the incoming reference signal 21 is higher than the NMOS transistor 132n threshold voltage, the NMOS transistor is turned on. When the pulser output signal 131 is lower than the difference between the power supply voltage VDD and the PMOS transistor 132p threshold voltage, the PMOS transistor 132p is turned on. By an appropriate choice of the pulser delay 131d and the pulse with 131w, it can be ensured that the conduction, or turned on, times of the NMOS 132n and PMOS 132p transistors are mutually exclusive, i.e., non-overlapping. This eliminates direct path current conduction through the inverting buffer circuitry 132, thereby significantly reducing power consumption of the buffer circuitry 132.

[0054] Referring to FIG. 11, an exemplary embodiment 120a of the pulser circuitry 130 includes inverter circuitry 140 with a controllable delay. In accordance with the DLL output signal 115, additional inverter circuitry 142, additional delay circuitry 144 and signal combining circuitry 146 in the form of a logical NAND gate. The delay of the input inverter circuitry 140 can be tuned using well-known techniques, such as adding tunable shunt capacitances to the output circuitry of the inverter 140, or tuning charging or discharging current within the inverter circuitry 140. This controllable delayed signal 141 is inverted by the second inverter circuitry 142 and delayed by the second delay circuitry 144, with the resulting inverted 143 and delayed 145 signals being combined by the logic gate 146 to produce the pulsed signal 131.

[0055] Referring to FIG. 12, such operation of this circuitry 130a produces the pulsed signal 131 with the delay 131d and pulse width 131w as discussed above.

[0056] Referring to FIG. 13, in accordance with another exemplary embodiment, control circuitry for the sampling PLL 10 includes sampling control circuitry in the form of duty ratio adjustment (DRA) circuitry 222. This control circuitry 222 (discussed in more detail below) processes the buffered reference signal 23 and VCO output signal 19 to produce the sampling control signal 223p for controlling the samplings switch 40 such that the duration of the asserted state of this control signal 223p is equal to an integer multiple of the period of the VCO output signal 19, as discussed above with reference to FIG. 8.

[0057] As a further alternative embodiment, a dummy sampler circuit 212 can be included which receives a switch control signal 223p from the sampling control circuitry 222 to control a sampling switch 240 for also sampling the VCO output signal 19. This switch control signal 223p is complementary to the switch control signal 223s for the sampler 12a. By the including the dummy sampler 212, which is driven by a sampling control signal 223s complementary to the sampling control signal 223p of the sampling PLL 10, the VCO 18 will always be loaded by one sampler 12a, 212 since one switch is always on while another switch is always off, similar to the discussion above for the complementary sampling phase detectors 12, 112 of FIG. 7.

[0058] Referring to FIG. 14, in a further alternative embodiment, a series resistance 218 can be included at the output of the VCO 18. Such resistance 218 helps compensate for the difference in the on-resistances of the switches 40, 240, which can affect the loading of the VCO 18 as much as the charging and discharging of the sampling capacitances 42, 242 through the switches 40, 240. As is well known, the transient behavior of the charging and discharging is governed by the RC time constant, and MOS transistors used as switches often have bad matching properties, particularly as the switching transistor size is often desired to be small for minimal parasitic capacitances and low charge injection. Accordingly, this additional series resistance 218 is larger than the on-resistance of the switches 40, 240, and is, therefore, the primary controlling factor in the RC time constant. This results in better matching and more consistent loading for the VCO 18, and, therefore, better prevention of output spurious signals.
Refering to FIG. 15, an exemplary embodiment 222a of the sampling control signal 222 is implemented using synchronous logic circuitry. In accordance with a preferred embodiment, this synchronous logic circuitry includes a plurality of D-type flip-flops 230a, 230b, 230c, plus logic inverters 232a, 232b. The data inputs D are tied high, while the Q outputs 231c, 231b, 223a serve as reset signals, with one Q output signal 223a serving as the complementary sampling control signal 223a, which is inverted to provide the primary sampling control signal 223a. The buffer reference signal 23 and VCO output signal 19 serve as clock signals for the flip-flops 230a, 230b, 230c, as shown.

Refering to FIG. 16, the relative phase relationships of the VCO output 19, buffered reference 23, reset 231b, 231c, and switch control 223a, 223b signals are produced as a result of such signal interconnections. As discussed above, the switch control signals 223a, 223b are complementary and have asserted states with durations equal to an integer multiple of the period of the VCO output signal 19.

Refering to FIG. 17, integrated circuit (IC) design systems 304 (e.g., work stations with digital processors) are known that create integrated circuits based on executable instructions stored on a computer readable medium 302, e.g., including memory such as but not limited to CD-ROM, DVD-ROM, other forms of ROM, RAM, hard drives, distributed memory, or any other suitable computer readable medium. The instructions may be represented by any programming language, including without limitation hardware descriptor language (HDL) or other suitable programming languages. The computer readable medium contains the executable instructions (e.g., computer code) that, when executed by the IC design system 304 (e.g., by a work station or other form of computer), cause an IC fabrication system 306 to produce an IC 308 that includes the devices or circuitry as set forth herein. Accordingly, the devices or circuits described herein may be produced as ICs 308 by such IC design systems 304 executing such instructions.

Various other modifications and alternations in the structure and method of operation of this invention will be apparent to those skilled in the art without departing from the scope and spirit of the invention. Although the invention has been described in connection with specific preferred embodiments, it should be understood that the invention as claimed should not be unduly limited to such specific embodiments. It is intended that the following claims define the scope of the present invention and that structures and methods within the scope of these claims and their equivalents be covered thereby.

What is claimed is:

1. An apparatus including control circuitry for a sampling phase lock loop (PLL), comprising:
   - a first electrode for conveying a PLL reference signal;
   - a second electrode for conveying a PLL output signal from a sampling PLL;
   - a third electrode for conveying a PLL output signal from a sampling PLL;
   - a sampling control signal having a duty cycle; and
   - a sampling control circuit coupled to said first, second and third electrodes, and responsive to said PLL reference signal and said PLL output signal by providing said PLL output signal when said PLL output signal has a PLL signal frequency and a corresponding PLL signal period, and said PLL signal frequency is related to said duty cycle.

2. The apparatus of claim 1, wherein:
   - said sampling control signal includes mutually opposed signal states; and
   - at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.

3. The apparatus of claim 1, wherein said sampling control circuitry comprises flip-flop circuitry.

4. The apparatus of claim 1, wherein said sampling control circuitry comprises synchronous logic circuitry clocked by said PLL reference signal and said PLL output signal to provide said sampling control signal.

5. The apparatus of claim 1, wherein:
   - said sampling control circuitry is further responsive to said PLL reference signal and said PLL output signal by providing an inverse control signal which is an inverse of said sampling control signal; and
   - said apparatus further comprises signal sampling circuitry coupled to said sampling control circuitry and said first and second electrodes, and responsive to said PLL output signal and said inverse control signal by sampling said PLL output signal.

6. The apparatus of claim 5, wherein:
   - said sampling control signal includes mutually opposed signal states; and
   - at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.

7. The apparatus of claim 5, wherein:
   - said inverse sampling control signal includes mutually opposed signal states; and
   - at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.

8. The apparatus of claim 5, wherein said sampling control circuitry comprises flip-flop circuitry.

9. The apparatus of claim 5, wherein said sampling control circuitry comprises synchronous logic circuitry clocked by said PLL reference signal and said PLL output signal to provide said sampling control signal.

10. A computer readable medium comprising a plurality of executable instructions that, when executed by an integrated circuit design system, cause the integrated circuit design system to produce an integrated circuit (IC) including:
   - a first electrode for conveying a PLL reference signal;
   - a second electrode for conveying a PLL output signal from a sampling PLL;
   - a third electrode for conveying said sampling PLL a sampling control signal having a duty cycle; and
   - a sampling control circuit coupled to said first, second and third electrodes, and responsive to said PLL reference signal and said PLL output signal by providing said sampling control signal, wherein said PLL output signal has a PLL signal frequency and a corresponding PLL signal period, and said PLL signal frequency is related to said duty cycle.

11. The computer readable medium of claim 10, wherein:
   - said sampling control signal includes mutually opposed signal states; and
   - at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.

12. The computer readable medium of claim 10, wherein:
   - said sampling control circuitry is further responsive to said PLL reference signal and said PLL output signal by
providing an inverse control signal which is an inverse of said sampling control signal; and
said IC further includes signal sampling circuitry coupled to said sampling control circuitry and said first and second electrodes, and responsive to said PLL output signal and said inverse control signal by sampling said PLL output signal.
13. The computer readable medium of claim 12, wherein:
said sampling control signal includes mutually opposed signal states; and
at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.
14. The computer readable medium of claim 12, wherein:
said inverse sampling control signal includes mutually opposed signal states; and
at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.
15. A method of controlling a sampling phase lock loop (PLL), comprising:
receiving a PLL reference signal;
receiving a PLL output signal from a sampling PLL; and
generating, responsive to said PLL reference signal and said PLL output signal for said sampling PLL, a sampling control signal having a duty cycle, wherein said PLL output signal has a PLL signal frequency and a corresponding PLL signal period, and said PLL signal frequency is related to said duty cycle.
16. The method of claim 15, wherein:
said sampling control signal includes mutually opposed signal states; and
at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.
17. The method of claim 15, further comprising:
generating, responsive to said PLL reference signal and said PLL output signal, an inverse control signal which is an inverse of said sampling control signal, and
sampling, responsive to said inverse control signal and externally to said sampling PLL, said PLL output signal.
18. The method of claim 15, wherein:
said sampling control signal includes mutually opposed signal states; and
at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.
19. The apparatus of claim 15, wherein:
said inverse sampling control signal includes mutually opposed signal states; and
at least one of said mutually opposed signal states has a duration substantially equal to an integer multiple of said PLL signal period.

* * * * *