Home > Publications
Home University of Twente
Prospective Students
Intranet (internal)

EEMCS EPrints Service

23475 Automatic dataflow model extraction from modal real-time stream processing applications
Home Policy Brochure Browse Search User Area Contact Help

Geuns, S.J. and Hausmans, J.P.H.M. and Bekooij, M.J.G. (2013) Automatic dataflow model extraction from modal real-time stream processing applications. In: Proceedings of the 14th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, 20-21 Jun 2013, Seattle, WA, USA. pp. 143-152. ACM. ISBN 978-1-4503-2085-6

Full text available as:


704 Kb
Open Access

Official URL:

Exported to Metis


Many real-time stream processing applications are initially described as a sequential application containing while-loops, which execute for an unknown number of iterations. These modal applications have to be executed in parallel on an MPSoC system in order to meet their real-time throughput constraints. However, no suitable approach exists that can automatically derive a temporal analysis model from a sequential specification containing while-loops with an unknown number of iterations.

This paper introduces an approach to the automatic generation of a Structured Variable-rate Phased Dataflow (SVPDF) model from a sequential specification of a modal application. The real-time requirements of an application can be analyzed despite the presence of while-loops with an unknown number of iterations. It is shown that an algorithm that has a polynomial time computational complexity can be applied on the generated SVPDF model to determine whether a throughput constraint can be met. The enabler for the automatic generation of an SVPDF model is the decoupling of synchronization between tasks that contain different while-loops.

A DVB-T radio transceiver illustrates the derivation of the SVPDF model.

Item Type:Conference or Workshop Paper (Full Paper, Talk)
Research Group:EWI-CAES: Computer Architecture for Embedded Systems
Research Program:CTIT-DSN: Dependable Systems and Networks
Research Project:NEST: Netherlands Streaming Reconfigurable digital antenna processor
Uncontrolled Keywords:Real-time; Dataflow; MPSoC; Automatic Parallelization
ID Code:23475
Deposited On:11 July 2013
More Information:statisticsmetis

Export this item as:

To correct this item please ask your editor

Repository Staff Only: edit this item