A Wideband IM3 Cancellation Technique for CMOS Π- and T-attenuators
Wei Cheng, Mark S. Oude Alink, Student Member, IEEE, Anne Johan Annema, Member, IEEE, Gerard J.M. Wienk, Bram Nauta, Fellow, IEEE

Abstract—A wideband IM3 cancellation technique for CMOS attenuators is presented. With proper transistor width ratios, the dominant distortion currents of transistor switches cancel each other. As a result, a high IIP3 robust to PVT variations can be achieved without using large transistors. Two prototypes in a 0.16 μm standard bulk CMOS process are presented: a Π-attenuator with four discrete settings obtains +26 dBm IIP3 and +3 dBm 1dB-compression point (CP) for 50 MHz to 5 GHz with only 0.0054 mm² active area, and a similar T-attenuator system which obtains +27 dBm IIP3 and +13 dBm CP for 50 MHz to 5.6 GHz with only 0.0067 mm² active area.

Index Terms—attenuator, CMOS, IM3 cancellation, intermodulation distortion, linearity

I. INTRODUCTION

In receiver paths and in spectrum analyzers, gain control blocks are typically used to limit the incident power to a level that the receiver circuitry can handle without degrading the linearity [1]. In transmitter paths, stringent power control is also desirable in a pre-distortion or correction loop before a power amplifier [2]. Gain control is often implemented with variable-gain amplifiers, but when only attenuation is required, attenuators based on FET transistors show superior linearity, power handling capability and power consumption [2]–[5].

The Π-attenuator and T-attenuator shown in Fig. 1 are widely-used gain-control elements [4]–[6]. For linear-in-dB controllability, the three transistors in Fig. 1(a) and (b) are used as voltage-controlled resistors. By properly changing the gate voltages of the transistors between $V_{SS}$ and $V_{DD}$, a continuously-controlled signal attenuation level can be achieved while maintaining input/output matching [4]. In these attenuators, the main source of distortion is the voltage swing across the transistors [6]. Alternatively, for better linearity, the transistors can be replaced by passive resistors (which are usually much more linear) together with transistor switches as shown in Fig. 1(c) and (d). Several of these branches in parallel can then provide discrete-step attenuation [5].

A lot of effort has been devoted to improving the linearity and power handling capability of continuously-tunable attenuators [2]–[4] and discrete-step attenuators [5]. Adaptive bootstrapped body biasing [2] is used in a cascaded Π-attenuator to suppress the body-related parasitic effects and to improve 1dB-compression point (CP). The stacked-FET technique used in [3] reduces the IM3 distortion by distributing the voltage swing over many FETs in series to reduce the drain-source voltage swing per FET. However, the large parasitic capacitances of the large transistors required by this technique lower the bandwidth and increase the minimum insertion loss (IL) at high frequencies. Moreover, the capacitive nonlinearities will limit the highest achievable IIP3. Therefore, this technique is mainly effective in SOI CMOS [3]. In [6], T-attenuators are shown to be more linear than Π-attenuators, especially at higher attenuation settings. Their prototype two-stage cascaded T-attenuator obtains an IIP3 of +20 dBm in [4]. For a discrete-step implementation with low switch-on resistance to minimize distortion, the switches have to be large, resulting in less bandwidth and larger active area. In [5], a Π-attenuator with parallel branches is designed with discrete attenuation steps, which achieves +23 dBm IIP3 in the TV band.

In [7], we presented a wideband IM3 cancellation technique for discrete-step Π-attenuators in bulk CMOS that alleviates the tradeoff between IIP3 and transistor size (and thus bandwidth). This technique relies on canceling the distortion currents of series and shunt transistor switches, enabling highly linear attenuators without large transistor switches. In [8], similar IM3 cancellation was shown by simulations in a voltage divider. In this paper, we elaborate on this IM3 cancellation technique and show that it can be applied to both Π- and T-attenuators. We first analyze the proposed technique for both attenuator types in section II, and then discuss the effect of parasitic capacitances, nonlinear capacitances and PVT variations in section III. We verify the technique by measurements on two prototypes in section V, and we end...
with conclusions in section VI.

II. ATTENUATOR DISTORTION ANALYSIS

For the Π-attenuator with continuous attenuation settings, shown in Fig. 1a, higher attenuation is achieved mainly by increasing the resistance of the series device $M_1$. Simultaneously, the control voltage of the shunt devices $M_2$ and $M_3$ adjusts their channel resistance for input/output matching. At high attenuation settings, the channel resistance of $M_1$ is large, so that a large part of the input signal drops across $M_1$. As a result, the nonlinear channel resistance of $M_1$ generates relatively high levels of distortion.

Similarly, for the T-attenuator, shown in Fig. 1b, higher attenuation is achieved mainly by decreasing the resistance of the shunt device $M_3$, while series devices $M_1$ and $M_2$ together with $M_3$ provide input/output matching. The channel resistance of $M_3$ is small to short the signal to ground, resulting in less distortion by $M_3$. Consequently, T-attenuators in general are more linear than the Π-attenuators, especially at higher attenuation settings [6]. Nevertheless, for discrete-step attenuators, we will show that by properly sizing the switches, the linearity of both attenuator types can be improved to a similar level.

A. Π-Attenuator

Fig. 2 shows a signal source, a Π-attenuator and its load, where the input power source is modeled as a voltage source $v_s = 2v_{in}$ ($V_{IN}$ is the magnitude of $v_{in}$) with source impedance $R_s$. Assuming perfect matching, the input voltage for the attenuator is $v_{in}$ and the gain is defined by $A = v_{out}/v_{in}$ (thus the attenuation is $1/A$). Large resistors in series with gate and bulk of $M_1$ force the gate and bulk voltages to follow the average of source and drain voltage: with sufficiently large resistors these voltages are purely AC-coupled via the parasitic capacitors of the transistors [5], resulting in $v_{gs,M_1} \approx v_{bs,M_1} \approx v_{in}/2$. These bootstrapping resistors extend the bandwidth of the attenuator, and minimize the distortion caused by all nonlinearities related to $v_{gs,M_1}$ and $v_{bs,M_1}$ [5]. For $M_2$ and $M_3$, these bootstrapping resistors are not used since they have negligible impact on all relevant performance parameters (e.g., linearity and bandwidth), as indicated in simulations. All transistors are assumed to have minimum length for maximum bandwidth.

As a first-order approximation, we assume that the distortion current between drain and source is dominant (its direction is defined from drain to source) [6]. Applying the general nonlinearity model given in [8] to the Π-attenuator shown in Fig. 2 and only including the third-order nonlinearity, the voltage IM3 output is given by (see Appendix A for the derivation):

$$v_{\text{IM3}} \approx \frac{3V_{IN}^3}{8R_s^2 (1 + A)^2} \times \left( A^4 v_{on,M_1} + 8Y_{120,M_1} + 4Y_{210,M_1} + 2Y_{300,M_1} \right)$$

where $Y_{nml}$ is the nonlinear admittance between drain and source [8], defined as

$$Y_{nml} = G_{nml} + j\omega_{IM3} C_{nml}$$

with

$$G_{nml} = \frac{1}{n!m!!} \left| \frac{\partial^{n+m+l} I_{ds}}{\partial v_{gs}^n \partial v_{bs}^m \partial v_{sb}^l} \right| \bigg|_{v_{gs} = v_{gs,s}, v_{bs} = v_{bs,s}, v_{sb} = v_{bs,s}}$$

and

$$C_{nml} = \frac{1}{n!m!!} \left| \frac{\partial^{n+m+l} Q_{ds}}{\partial v_{gs}^n \partial v_{bs}^m \partial v_{sb}^l} \right| \bigg|_{v_{gs} = v_{gs,s}, v_{bs} = v_{bs,s}, v_{sb} = v_{bs,s}}$$

The term $\omega_{IM3}$ is the frequency where the IM3 component locates, $v_{on} = 1/G_{010}$ is the small-signal on-resistance, $G_{030}$ is the third-order input conductance nonlinearity, $G_{300}$ is the third-order transconductance nonlinearity, and $G_{210}$ and $G_{120}$ are the cross-modulation nonlinearities. $C_{030}$, $C_{300}$, $C_{210}$

![Fig. 2. Illustration of IM3 cancellation principle in a Π-attenuator.](image)

![Fig. 3. Simulated (marker) and calculated (line) IP3 as a function of W1](image)
and $C_{120}$ are their capacitive counterparts. As the switched-on transistors stay in the deep triode region, the third-order output admittance nonlinearity is dominant [8]. This allows for simplification of (1) into

$$\begin{align*}
V_{\text{out}}^{\text{IM3}} & \approx \frac{3V_{\text{IN}}^3}{8R^3} \left( \frac{16A^4 \rho_{\text{on},M_1} Y_{\text{030,M}_1} - A [1 - A]^4 \left[ A^2 \rho_{\text{on},M_2} Y_{\text{030,M}_2} + r_{\text{on},M_3} Y_{\text{030,M}_3} \right] }{1 + A} \right). 
\end{align*}$$

(4)

To a first-order approximation, $1/r_{\text{on}}$, $G_{030}$ and $C_{030}$ are proportional to transistor width $W$ (assuming fixed channel length). Defining $r_{\text{on}} = K_r/W$, $G_{030} = K_G W$ and $C_{030} = K_C W$ we find

$$\begin{align*}
V_{\text{out}}^{\text{IM3}} & \approx \frac{3V_{\text{IN}}^3 K_r^2}{8R^3 (1 + A)^3} \left( K_G + j\omega IM3K_C \right) \times \left( \frac{16A^4}{W_{M_1}^3} - \frac{(1 - A)^4 A^3}{W_{M_2}^3} - \frac{(1 - A)^4 A}{W_{M_3}^3} \right).
\end{align*}$$

(5)

which indicates that for a certain $A$ (note: $0 < A < 1$), the distortion current of $M_1$ can cancel the distortion from $M_2$ and $M_3$ for specific combinations of $W_{M_1}$, $W_{M_2}$, and $W_{M_3}$. This is illustrated in Fig. 2, where the distortion current of $M_1$ flows into the load $R_{\text{load}}$, while the distortion currents of $M_2$ and $M_3$ flow out of $R_{\text{load}}$ in accordance with the sign in (4).

Solving for $W_{M_3}$, the switch width that yields zero IM3 when only output admittance nonlinearity is taken into account is:

$$W_{M_3,\text{opt}} \approx \frac{2A^2}{1 - A} \left( \frac{(1 - A) A^2}{W_{M_2}^3} + \frac{1 - A}{W_{M_3}^3} \right)^{-\frac{1}{2}}. \quad (6)$$

Equation (4) shows that, in general, the IM3 distortion decreases with larger transistors (since the voltage swings across the transistors are smaller); equation (4) also shows that the IM3 cancellation can be achieved without requiring wide transistors: only a certain transistor dimension ratio needs to be satisfied. This latter points breaks the tradeoff between linearity and bandwidth. However, the combination of $W_{M_1}$, $W_{M_2}$, and $W_{M_3}$ to obtain IM3 cancellation depends on the attenuation setting, so it mandates the use of a discrete-step attenuator.

Fig. 3 shows circuit simulation results for two II-attenuators ($A = -6 \text{ dB}$ and $A = -18 \text{ dB}$) for signal frequencies up to 50 GHz by sweeping $W_{M_1}$ for fixed $W_{M_2} = 20 \mu m$ and $W_{M_3} = 40 \mu m$, which are rather small values. $1 \ W_{M_3}$ is chosen smaller than $W_{M_3}$ because $M_2$ contributes less distortion than $M_3$ (see (4)) at the output of the attenuator. To keep 50 $\Omega$ impedance matching and the desired attenuation, $R_1$, $R_2$ and $R_3$ are set accordingly (thus $R_1$ is swept along with $W_{M_3}$). The IIP3 is extrapolated for an input power of $-10 \text{ dBm}$ with tones at $f_{\text{REF}} \pm 1.6 \text{ MHz}$ (thus $3.2 \text{ MHz}$ spacing). For center frequencies up to 50 GHz, the simulation results agree very well with the simple model of (4), which validates our assumption for deriving (4) that the drain-source nonlinearity is dominant. The optimum width is well predicted, although the calculated IIP3 near the optimum is too optimistic as it neglects other nonlinearities than $G_{030}$ and $C_{030}$. For

1All simulations are performed in Spectre, using the PSP compact MOSFET model [9] fitted to our 0.16 $\mu m$ CMOS process. The PSP model is known to correctly fit derivatives up to the third order [10], [11] and to satisfy the so-called Gummel symmetry test (details for this test can be found in [12], [13]), which is essential for accurate simulation of distortion.
$A = -6 \text{ dB}$, the optimum $W_{M_1}$ is 88 $\mu$m according to (5) while the optimum $W_{M_3}$ according to simulations is between 84 $\mu$m and 90 $\mu$m, depending on frequency. For $A = -18 \text{ dB}$, the optimum $W_{M_1}$ according to (5) is 15 $\mu$m while the optimum $W_{M_3}$ is between 14 $\mu$m and 15 $\mu$m according to simulations.

For small $W_{M_1}$, $M_1$ is dominant for the IM3 output. As $W_{M_1}$ increases, its distortion decreases and hence IIP3 increases until the IIP3 is dominated by $M_2$ and $M_3$, yielding a saturated sub-optimum value because $W_{M_1}$ and $W_{M_3}$ are fixed. The IIP3 peaking area for $A = -6 \text{ dB}$ is less sensitive to absolute width variations than for $A = -18 \text{ dB}$ since larger $W_{M_1}$ is used for $A = -6 \text{ dB}$. As suggested by (4) and elaborated in section III-C, the IM3 cancellation is robust against process spread since it only relies on the ratio of transistor widths, assuming that the relative spread of passive resistors in the attenuators is small. As the switches operate in very deep triode with their gate connected to $V_{DD}$, the threshold voltage mismatches hardly play a role. The effect of device mismatch around the IIP3 peaking region can be reduced by increasing the width of all the switches with the same factor, at the cost of reduced bandwidth.

A similar analysis can be performed for IM2-distortion, which will yield a similar equation, but with different optimum width ratios. Because in this paper we focus on improving IIP3, it will not be further discussed here.

### B. T-attenuator

A similar analysis can be performed for the T-attenuator shown in Fig. 4, yielding (see Appendix A for the derivation)

$$\frac{A}{W_{M_1}} \lesssim 3 \frac{V_{IN}}{64R_f^2} \left( -8 \left(1 - A \right)^4 A_{CS} M_2 Y_{330} M_3 + Ar_{CS} A_{CS} \left[ 8Y_{330} M_1 + 4Y_{120} M_1 + 2Y_{210} M_2 + Y_{300} M_1 \right] + A^3 r_{CS} A_{CS} \left[ 8Y_{330} M_2 + 4Y_{120} M_2 + 2Y_{210} M_2 + Y_{300} M_2 \right] \right)$$

Since for our 0.16 $\mu$m CMOS process $G_{330}$ contributes dominantly to the attenuator output distortion for $f_R = 10 \text{ GHz}$, (6) can be simplified to

$$\frac{A}{W_{M_1}} \lesssim 3 \frac{V_{IN}}{64R_f^2} \left( A W_{M_1} + A^3 W_{M_2} - \left(1 - A \right)^4 \right)$$

As illustrated in Fig. 4, the distortion currents of $M_1$ and $M_2$ flow into $R_{load}$ while the distortion current of $M_3$ flow out of $R_{load}$. The optimum width for $M_3$ that leads to IM3 cancellation thus is

$$W_{M_3, \text{opt}} \approx \left(1 - A \right) \frac{A W_{M_1} + A^3 W_{M_2}}{W_{M_3}}$$

A similar simulation as for the II-attenuator is performed to illustrate the IM3-canceling behavior; the results are shown in Fig. 5. Here we swept $W_{M_1}$ for a $-6 \text{ dB}$ and for a $-18 \text{ dB}$ setting, with $W_{M_1} = 40 \mu$m and $W_{M_3} = 40 \mu$m, and the resistors again set to achieve a 50 $\Omega$ input/output impedance matching and the targeted attenuation. The optimum width is again well predicted by the analytical expression (8). For $A = -6 \text{ dB}$, $W_{M_3, \text{opt}}$ is 19 $\mu$m as predicted by (8) for the IM3 cancellation while $W_{M_3, \text{opt}}$ in accordance with simulations is between 17 $\mu$m and 19 $\mu$m, depending on frequency. For $A = -18 \text{ dB}$, the calculated $W_{M_3, \text{opt}} = 66 \mu$m and the simulated $W_{M_3, \text{opt}}$ is at 69 $\mu$m.

### III. LIMITING FACTORS FOR IM3 CANCELLATION

#### A. Parasitic capacitance

In the previous analysis, it was assumed that the distortion currents of the transistors have either 0$^\circ$ or 180$^\circ$ phase shift with respect to each other. This is a valid assumption at low frequencies, but at higher frequencies parasitic capacitances introduce a different phase shift for each distortion current, which leads to degraded distortion cancellation. This is illustrated in Fig. 6 where the simulated IIP3 of the optimized $A = -6 \text{ dB}$ attenuators of sections II-A and II-B is shown as a function of frequency. Clearly the IIP3 degrades for high frequencies due to the phase shift caused by parasitics. The degraded IIP3 towards low frequencies is because the AC-bootstrapping for the series devices becomes less effective. The resulting less ideal $v_{gs}$-variations at lower frequencies result in more distortion via the $v_{gs}$-related nonlinearity terms (e.g. $Y_{300}$, $Y_{210}$, and $Y_{120}$) and therefore cause lower IIP3 at lower frequencies. Using more delicate bootstrapping circuit can make AC-bootstrapping effective at lower frequencies, but that comes at the cost of more area or power.

#### B. Effect of nonlinear capacitance

Each attenuator branch is optimized for IM3 cancellation at a specific attenuation value. During operation only one branch is enabled. The nonlinear parasitic capacitances of off-state transistor switches now set an upper bound on the maximum IIP3 that can be achieved by the enabled attenuator branch. As high linearity is desirable for high attenuation settings, to demonstrate the effect of nonlinear capacitances, we simulate the $-24 \text{ dB}$ attenuator branch in Fig. 7a and Fig. 7b as a function of $f_R$, with and without the other switched-off branches connected to the system. As shown in Fig. 8, the nonlinear capacitances of the off-state switches in the disabled attenuator branches reduce the IIP3 of the enabled attenuator, especially for high frequencies.

#### C. Effect of Process, Voltage and Temperature Variations

As indicated by (5) and (8), the proposed IM3 cancellation technique relies on transistor width ratios, which makes it inherently fairly robust against PVT variations. For the $-12 \text{ dB}$ II-attenuator in Fig. 7a ($M_{d1}$, $M_{d3}$, $M_{d3}$) and the $-6 \text{ dB}$ T-attenuator in Fig. 7b ($M_{d1}$, $M_{d2}$, $M_{d3}$), we ran 200 Monte Carlo simulations using a realistic production variation model at different temperatures and different $V_{DD}$ to check the effect of PVT-variations. Fig. 9 shows the simulated range of IIP3 at 1 GHz as a function of temperature for $V_{DD} = 1.8$ V (nominal supply) and $V_{DD} = 1.5$ V. It shows, for a wide temperature range ($-50^\circ$C to 100$^\circ$C), that both attenuators always achieve > 30 dBm IIP3, even when the supply voltage drops to 1.5 V.

Overall, the proposed IM3 cancellation is relatively robust for PVT-variations. Wide transistor switches reduce the
sensitivity of IM3 cancellation over mismatch, but limit the bandwidth and introduce two factors that limit maximum achievable IIP3: capacitance nonlinearity and phase shift due to parasitic capacitances. As a result, careful optimization is necessary.

IV. DESIGN

To verify the proposed concept, the Π- and the T-attenuators of Fig. 7 are implemented in a standard 0.16µm bulk CMOS process. Both attenuator systems contain two blocks for two different measurement purposes: 1) an attenuator block (A = −12 dB for the Π-attenuator, A = −6 dB for the T-attenuator, encircled in Fig. 7) for demonstrating the validity of (5) and (8) and 2) a four-step attenuator with 6 dB, 12 dB, 18 dB and 24 dB attenuation.

In the 12 dB attenuation block of the Π-attenuator, each of the four branches is designed for 12 dB attenuation, but has different width for M1 to vary and verify the amount of IM3 cancellation. Therefore, this mimics a Π-attenuator with selectable W1 for fixed W2 (20 µm) and W3 (23 µm).

The four-step Π-attenuator system contains the upper three
attenuator branches in Fig. 7a (all optimized for IM3 cancellation) and the attenuator branch in the −12 dB block that is optimized for IM3 cancellation (M_{1d}, M_{2d}, M_{3d}). During operation, only one branch is enabled. For isolation and bootstrapping purposes, the gate and bulk of M_1 are connected to the controlling voltage via 40 kΩ resistors; the gates and bulks of the shunt devices are connected directly to the controlling voltages to save area. For minimum signal attenuation, the transistors M_{1a}, M_{1b}, M_{1c}, M_{1d} are enabled, and the shunt transistors are disabled, yielding an additional −1.8 dB setting that sets the minimum IL of this system. Poly resistors are used for the series and shunt resistance in the attenuator because of their high linearity (IIP3 around +50 dBm according to simulations).

The T-attenuator is designed in a similar way, with the minimum attenuation equal to −1.2 dB. A digital decoder provides the controlling voltage (V_{DD} = 1.8 V for enabling and V_{SS} = 0 V for disabling), and is shared by the attenuators. Simulated nominal IIP2 for the Π-attenuator (T-attenuator) is +55 dBm (+45 dBm) for all settings at f_{RF} = 2.5 GHz with a two-tone spacing up to 1 GHz, and can be improved by increasing the switch size.

The chip micrograph is shown in Fig. 10. The active areas of the digital decoder (not optimized for minimum area), the Π-attenuator system and the T-attenuator system are 60 × 65 μm², 50 × 30 μm² and 54 × 53 μm² respectively.

V. MEASUREMENTS

The measurements are performed by on-wafer probing. The CP is extrapolated from an input power of −20 dBm, and IIP3 from an input power of −15 dBm with 3.2 MHz two-tone spacing. All simulations to compare with measurements include the estimated bondpad capacitances (100 fF) at the input/output of the attenuator system.

A. Verification of IM3 cancellation

We use the −12 dB branch of the Π-attenuator (−6 dB for the T-attenuator) to demonstrate our IM3 cancellation theory. The comparison between the Π and T attenuator topologies is discussed in section V-B. The measured, simulated and calculated IIP3 using (4) ((7)) as a function of W_1 is shown in Fig. 11. The trend for the IIP3-peak in the measurements, simulations and calculations by using our model are in good agreement. Note that the IIP3 peak for W_1 = 20 μm (W_{M_3} = 25 μm) is a reliable data point since the same result within 1 dB variation is measured in ten randomly-chosen samples, which will be shown in section V-B. The small difference between measured and simulated IIP3 may be due to limited accuracy of transistor modeling and bondpad parasitics. For the optimum W_{M_1} (W_{M_3}), simulations show that the achievable maximum IIP3 is limited by the nonlinear capacitances of the off-state switches by more than 10 dB in this particular case.

IIP3 as a function of f_{RF} is shown in Fig. 12. The measurement shows that the optimum width provides highest IIP3 up to 3 GHz. The difference between measurements and simulations is probably due to unaccounted parasitics. As frequency increases, simulation shows that the IIP3 improvement using optimal device size is limited by the nonlinear capacitances of the off-state switches in the attenuator networks, which is shown in Fig. 12.

Fig. 13a shows the IIP3 curves for the different W_{M_1} (W_{M_3}) at 1 GHz. For the particular device sizing in our implementation, it shows that the IM3 improvement becomes less effective for input powers above approximately −8 dBm due to higher-order nonlinearities. Nevertheless, the IM3-products at the
The optimum width remain the lowest up to even higher input powers. By scaling up the transistors, the voltage swing across them will be less, and thus the IM3 curve will follow the small-signal third-order behavior up to higher input powers. Table I shows that the optimum sizing affects CP by less than 2 dB.

### B. Discrete-step attenuator

The measured and simulated $S_{11}$ and $S_{21}$ (50 Ω reference) for the different settings of the II-attenuator (T-attenuator) are shown in Fig. 14. Due to a mistake in the decoder design, the minimum attenuation setting of $-1.8$ dB ($-1.2$ dB) cannot be enabled, so we only show their simulated values. Due to unaccounted parasitics, the measured $S_{21}$ deviates > 1.6 dB for $f_{RF} > 5$ GHz ($f_{RF} > 5.6$ GHz) for the $-24$ dB setting. The T-attenuator requires wider shunt devices for the high attenuation settings, and thus wider series devices for IM3 cancellation. This results in less bandwidth ($S_{11} < -10$ dB) and more area compared to the II-attenuator system.

The measured IIP3 curves as a function of input power at $f_{RF} = 1$ GHz are shown in Fig. 15. The IIP3 for the II-attenuator (T-attenuator) are respectively $31$ dBm ($40$ dBm), $33$ dBm ($34$ dBm), $38$ dBm ($30$ dBm) and $36$ dBm ($35$ dBm) for attenuation settings $-6$ dB, $-12$ dB, $-18$ dB and $-24$ dB. Again, for high input powers higher-order nonlinearities kick in.

Fig. 16 summarizes the measured IIP3 for various $f_{RF}$. Measurement and simulation results show a similar trend as frequency increases. The discrepancy may be caused by unaccounted (nonlinear) capacitances. Due to bandwidth limitations of our measurement setup, IIP3 cannot be measured below $f_{RF} = 50$ MHz. For both attenuators, IIP3 is above $+30$ dBm in the TV bands (0.05–1 GHz). The T-attenuator obtains an IIP3 $>+25$ dBm for the whole range 0.05–10 GHz, while the II-attenuator obtains an IIP3 $>+26$ dBm for 0.05–5 GHz and IIP3 $>+24$ dBm for 0.05–10 GHz. At higher $f_{RF}$, extra phase shifts caused by the parasitic capacitances degrades the IM3 cancellation.

The measured IIP3 of ten dies in one wafer for $f_{RF} = 1$ GHz shows $< ±1.5$ dB IIP3 variation, as shown in Fig. 17. In a 200-run Monte Carlo simulation for mismatch and process spread, the difference between mean IIP3 and minimum IIP3 is smaller than 6 dB and IIP3 is higher than 32 dBm for all samples, which shows the robustness of this IM3 cancellation technique.

At $f_{RF} = 2.5$ GHz, measured curves for a two-tone spacing of 100 kHz and 30 MHz show negligible difference compared to the 3.2 MHz spacing, which is confirmed by simulations for
a spacing from 100 kHz to 1 GHz at the same $f_{RF}$. The CP of the II-attenuator is larger than +3 dBm for the frequency range from 0.05–10 GHz, see Fig. 18. For attenuation branches $A = -18$ dB and $A = -24$ dB, $M_1$ is quite small and hence experiences a relatively large voltage swing, causing $CP < 10$ dBm for $f_{RF} < 1$ GHz. Using wider $M_1$ in these settings can increase $CP$. The T-attenuator has a higher $CP$ of 11 dBm, because the two devices in series divide the voltage between $v_{in}$ and $v_{out}$. Moreover, each device is wider, thus takes less voltage swing and generates less distortion. At lower frequencies the AC-bootstrapping becomes less effective, increasing $r_{gs}$ of the series transistors, thus generating more distortion and decreasing $CP$. Increasing the gate series resistor can alleviate this problem, but making it too large may increase the noise and/or slow down the transition when changing the attenuation setting.

C. Benchmarking

In Table II we compare the two optimized designs with state-of-the-art attenuators. Both the II- and T-attenuator system using the proposed IM3 cancellation technique achieve very high linearity, and simultaneously, high bandwidth for a very low active area in standard bulk CMOS. By using the proposed IM3 cancellation technique, the linearity of the II-attenuator can be improved to the same level of the T-attenuator for similar transistor sizes.

VI. CONCLUSIONS

A wideband IM3 cancellation technique is introduced for CMOS II-attenuators and T-attenuators. For specific transistor width ratios, the dominant distortion currents cancel at the load, which results in a high IIP3, even for relatively small transistors. Simple, yet accurate equations for transistor width dimensioning are introduced. This technique alleviates the trade-off between bandwidth and area on the one hand and high linearity on the other hand, without introducing extra devices. It thus enables highly linear wideband CMOS attenuators with small active area. A four-step II-attenuator system designed in 0.16 $\mu$m CMOS using this IM3 cancellation achieves $> 30$ dBm IIP3 for the TV bands (0.05–1 GHz), $> 26$ dBm IIP3 for 0.05–5 GHz and $> 3$ dBm CP for 0.05–10 GHz, with only 0.0054 mm$^2$ of active area. A four-step T-attenuator system design achieves similar performance. Both measurement and simulation results show good robustness of this IM3 cancellation technique.

ACKNOWLEDGEMENTS

We thank NXP for chip fabrication donation, and G. van der Weide, E.A.M. Klumperink, M.C.M. Soer and H. de Vries for help.
### TABLE II
Comparison with state-of-the-art attenuators.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS</td>
<td>0.18 μm</td>
<td>65 nm</td>
<td>0.13 μm</td>
<td>SOI</td>
<td>0.18 μm</td>
<td>0.16 μm</td>
</tr>
<tr>
<td>VDD [V]</td>
<td>1.8</td>
<td>1.2</td>
<td>1.2</td>
<td>5</td>
<td>N/A</td>
<td>1.8</td>
</tr>
<tr>
<td>Chip area [mm²]</td>
<td>0.28</td>
<td>0.05</td>
<td>0.7</td>
<td>N/A</td>
<td>0.5</td>
<td>0.0054</td>
</tr>
<tr>
<td>Bandwidth [GHz]</td>
<td>0.4–3.7</td>
<td>0.4–0.8</td>
<td>0.0–2.5</td>
<td>0.05–4.0</td>
<td>0.0–14</td>
<td>0.05–5.0</td>
</tr>
<tr>
<td>IIP3 [dBm]</td>
<td>+15</td>
<td>+23</td>
<td>+10</td>
<td>+47</td>
<td>+29</td>
<td>+30 / +27</td>
</tr>
<tr>
<td>CP (P1dB) [dBm]</td>
<td>+6 (0.7 GHz)</td>
<td>+2.5</td>
<td>+30</td>
<td>+15 (10 GHz)</td>
<td>+3 (0.05–1 GHz)</td>
<td>+10 (1.0–10 GHz)</td>
</tr>
<tr>
<td>Att. flatness [dB]</td>
<td>2.6</td>
<td>N/A</td>
<td>2.6</td>
<td>3.0</td>
<td>0.7</td>
<td>1.6</td>
</tr>
<tr>
<td>Max. attenuation [dB]</td>
<td>33</td>
<td>48</td>
<td>42</td>
<td>40</td>
<td>31.5</td>
<td>24</td>
</tr>
<tr>
<td>Min. attenuation [dB]</td>
<td>0.96–2.9</td>
<td>N/A</td>
<td>0.9–3.5</td>
<td>2.4–4.9</td>
<td>3.7–10</td>
<td>1.8–2.4 (simulation)</td>
</tr>
<tr>
<td>Return loss [dB]</td>
<td>&gt; 9</td>
<td>&gt; 12</td>
<td>&gt; 8.2</td>
<td>&gt; 14</td>
<td>&gt; 9</td>
<td>&gt; 14</td>
</tr>
</tbody>
</table>

Fig. 16. Measured and simulated IIP3 vs fRF for different settings of the (a) Π-attenuator and (c) T-attenuator.

Fig. 17. Measured IIP3 for ten samples at 1 GHz for both attenuators.

Fig. 18. Measured CP (P1dB) vs fRF for different settings of the (a) Π-attenuator and (b) T-attenuator.

### REFERENCES


In this section we neglect the linear capacitances of the transistors under the assumption that the attenuator is operating in the frequency far below $f_t$. Nevertheless, the capacitive nonlinearity of the transistor switches is included during derivation. Applying the general nonlinearity model given in [8] to both the II-attenuator of Fig. 2 and the T-attenuator of Fig. 4, and only including the third-order nonlinearity yields

$$v^{|\text{III}}_{\text{out}} \approx H_{M1} i^3_{d1} + H_{M2} i^3_{d2} + H_{M3} i^3_{d3}$$

$$= \frac{3}{4} V^3_{\text{IN}} (H_{M1} \left[ \zeta_{300, M1} + \zeta_{300, M1} + \zeta_{210, M1} + \zeta_{120, M1} \right] )$$

$$+ H_{M2} \zeta_{300, M2} + H_{M3} \zeta_{300, M3}$$

(10)

where $H_{Mk} = v_{out,k} / i^3_{d_k}$ and $\zeta_{n,m,k} = \beta_{n,m,k} Y_{n,m,k}$, with

$$\beta_{n,m,k} = \frac{v_{out,k}^n v_{ds,k}^m v_{bs,k}^{m-l}}{v_{ds,k}^n v_{bs,k}^{m-l}}$$

and $n, m, l \in \mathbb{N}$ with $n + m + l \in \{1, 2, 3\}$ and $Y_{n,m,k}$ defined as in (2). For the II-attenuator (T-attenuator), $H$ and $\beta$ are calculated using the model shown in Fig. 19 (Fig. 20).

For the II-attenuator, let $R_x = R_1 + r_{on,M1}$, $R_y = R_2 + r_{on,M2}$, and $R_{load} = R_s$. For input matching to $R_x$ and output matching to $R_{load}$, we find $R_x = R_1(1 - \frac{1}{A})(1 + A)/2A$ and $R_y = R_2(1 + 1/A)/(1 - A)$. As a result, $H$ and $\beta$ are found to be

$$H_{M1} = \frac{A r_{on,M1}}{1 + A}$$

$$H_{M2} = \frac{-A(1 - \frac{1}{A}) r_{on,M2}}{2(1 + A)}$$

$$H_{M3} = -\frac{A(1 - \frac{1}{A}) r_{on,M3}}{2(1 + A)}$$

$$\beta_{300,M1} = \frac{R_{on,M1}}{R_x + R_{load} / R_{load}}$$

$$\beta_{300,M2} = 4$$

$$\beta_{210,M1} = \frac{R_{on,M1}}{R_x + R_{load} / R_{load}}$$

$$\beta_{120,M1} = \frac{R_{on,M1}}{R_x + R_{load} / R_{load}}$$

(11)

and

(12)
Substituting (10) and (12) in (9) results in (1).

For the T-attenuator let $R_x = R_1 + r_{on.M_1}$, $R_y = R_2 + r_{on.M_2} = R_3 + r_{on.M_3}$ and $R_{load} = R_s$. For input/output matching, we have $R_x = R_s(1 - A)/(1 + A)$ and $R_y = 2AR_s/(1 - A)(1 + A)$. Thus we find

$$H_{M_1} = \frac{Ar_{on.M_1}}{2}, \quad H_{M_2} = \frac{r_{on.M_3}}{2}, \quad H_{M_3} = \frac{(A - 1)r_{on.M_3}}{2} \quad (13)$$

$$\beta_{030,M_1} = \left(\frac{r_{on.M_3}}{R_s}\right)^3, \quad \beta_{300,M_1} = \beta_{030,M_1}$$
$$\beta_{210,M_1} = \frac{\beta_{030,M_1}}{4}, \quad \beta_{120,M_1} = \frac{\beta_{030,M_1}}{2} \quad (14)$$
$$\beta_{030,M_2} = \left(\frac{Ar_{on.M_2}}{R_s}\right)^3, \quad \beta_{300,M_2} = \frac{\beta_{030,M_2}}{8}$$
$$\beta_{210,M_2} = \frac{\beta_{030,M_2}}{4}, \quad \beta_{120,M_2} = \beta_{030,M_2}$$
$$\beta_{030,M_3} = \left(\frac{(1 - A)r_{on.M_3}}{R_s}\right)^3$$

Substituting (12) and (14) in (9) results in (6).

Wei Cheng was born in Wuhan, Hubei, China, in 1980. He received the B.E. degree in measuring technology and instrument from Xiamen University, Xiamen, China, in 2002, the M.Sc. and Ph.D. degree in electrical engineering from the University of Twente (UT), Enschede, The Netherlands, in 2006 and 2012 respectively. From 2002 to 2003, he was an academic employee with the department of mechanical and electrical engineer of Xiamen University, Xiamen, China. He is now with Qualcomm in San Diego, CA. His research interest includes CMOS analog/RF IC design.

Mark S. Oude Alink (S’09) was born on June 20, 1984, in Hengelo, the Netherlands. He received the B.Sc. degree in computer science in 2004 and the M.Sc. degrees in electrical engineering and computer science (both cum laude) in 2008, all from the University of Twente (UT), Enschede, the Netherlands. He is currently working towards the Ph.D. degree at the IC-Design group and the Computer Architecture for Embedded Systems group at the UT. His research includes system design, spectrum sensing and modulation for cognitive radio.

Anne Johan Annema (M’00) received the M.Sc. and Ph.D. degrees in electrical engineering from the University of Twente (UT), Enschede, the Netherlands. In 1995 he joined Philips Research, Eindhoven, The Netherlands. In 2000 he returned to the UT where he is associate professor in the IC-Design group. He is also part-time consultant in industry and in 2001 he co-founded ChipDesignWorks.

Gerard J.M. Wienk was born on October 11, 1958, in Hengelo, The Netherlands. From 1982 till 2001 he was with different companies working in the field of computer hardware and operating systems. In 1992 he received the B.Sc. degree in electrical engineering from the Hogeschool Enschede, The Netherlands. In July 2001 he joined the IC-Design group of the CTIT institute, University of Twente, Enschede, The Netherlands as a CAD support engineer.

Bram Nauta (M’91-SM’03-F’08) was born in Hengelo, the Netherlands, in 1964. In 1987, he received the M.Sc. degree (cum laude) in electrical engineering from the University of Twente, Enschede, the Netherlands. In 1991, he received the Ph.D. degree from the same university on the subject of analog CMOS filters for very high frequencies.

In 1991, he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven, the Netherlands, where he worked on high-speed A/D converters and analog key modules. In 1998, he returned to the University of Twente as a full Professor heading the IC Design group, which is part of the CTIT Research Institute. His current research interest is high-speed analog CMOS circuits.

He served as Associate Editor of IEEE Transactions on Circuits and Systems-II (1997–1999), He was Associate Editor (2001–2006) and later the Editor-in-Chief (2007–2010) of IEEE Journal of Solid-State Circuits. He is member of the technical program committees of the IEEE International Solid-State Circuits Conference (ISSCC), where he is the 2012 Program Committee vice-Chair, the European Solid-State Circuit Conference (ESSCIRC), and the Symposium on VLSI Circuits. He is co-recipient of the ISSCC 2002 and 2009 "Van Vossem Outstanding Paper Award", is distinguished lecturer of the IEEE, elected member of IEEE-SSCS AdCom and is IEEE fellow.