Nederlands
Contact
Search
OrganisationEEMCS EPrints Service
 |
|
|
||||||||||||||||||||||||||||||||||
|
|
|
|
|
||||||||||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||||||||||
|
|
|
|
|
||||||||||||||||||||||||||||||||
|
|
ter Braak, T.D. and Burgess, S.T. and Hurskainen, H. and Kerkhoff, H.G. and Vermeulen, B. and Zhang, Xiao
(2010)
On-Line Dependability Enhancement of Multiprocessor SoCs by Resource Management.
In: Proceedings of the 2010 International Symposium on System-on-Chip, 29-30 Sep 2010, Tampere, Finland.
pp. 103-110.
IEEE Circuits and Systems Society.
ISBN 978-1-4244-8276-4
Full text available as:
Official URL: http://dx.doi.org/10.1109/ISSOC.2010.5625564  AbstractThis paper describes a new approach towards dependable design of homogeneous multi-processor SoCs in an example satellite-navigation application. First, the NoC dependability is functionally verified via embedded software. Then the Xentium processor tiles are periodically verified via on-line self-testing techniques, by using a new IIP Dependability Manager. Based on the Dependability Manager results, faulty tiles are electronically excluded and replaced by fault-free spare tiles via on-line resource management. This integrated approach enables fast electronic fault detection/diagnosis and repair, and hence a high system availability. The dependability application runs in parallel with the actual application, resulting in a very dependable system. All parts have been verified by simulation.
Export this item as: To correct this item please ask your editor Repository Staff Only: edit this item |
|
|
||||||||||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||||||||||
|
|
|
|
|
||||||||||||||||||||||||||||||||
|
|
|
||||||||||||||||||||||||||||||||||
