EEMCS EPrints Service
Laarman, A.W. and van de Pol, J.C. and Weber, Michael (2010) Boosting Multi-Core Reachability Performance with Shared Hash Tables. In: Proceedings of the 10th International Conference on Formal Methods in Computer-Aided Design, 20 Oct - 23 Oct 2010, Lugano, Switzerland. pp. 247-256. IEEE Computer Society. ISBN 978-1-4577-0734-6
Full text available as:
This paper focuses on data structures for multi-core reachability, which is a key component in model checking algorithms and other verification methods. A cornerstone of an efficient solution is the storage of visited states. In related work, static partitioning of the state space was combined with thread-local storage. This solution leaves room for improvements. This paper presents a solution with a shared state storage. It is based on a lockless hash table implementation and exhibits excellent scalability. The solution is specifically designed for the cache architecture of modern processors. Since model checking algorithms impose loose requirements on the hash table operations, their design can be streamlined substantially compared to related work on hash tables. The resulting speedups are analyzed and compared with related tools. Our implementation outperforms two state-of-the-art multi-core model checkers, SPIN (first presented at FMCAD 2006) and DiVinE, by a substantial margin while placing fewer constraints on the load balancing and search algorithms.
Export this item as:
To correct this item please ask your editor
Repository Staff Only: edit this item