Home > Publications
Home University of Twente
Prospective Students
Intranet (internal)

EEMCS EPrints Service

17041 Streaming Reduction Circuit
Home Policy Brochure Browse Search User Area Contact Help

Gerards, M.E.T. and Kuper, J. and Kokkeler, A.B.J. and Molenkamp, E. (2009) Streaming Reduction Circuit. In: Proceedings of the 12th EUROMICRO Conference on Digital System Design, Architectures, Methods and Tools, 27-29 Aug 2009, Patras, Greece. pp. 287-292. IEEE Computer Society. ISBN 978-0-7695-3782-5

Full text available as:


107 Kb
Open Access

Official URL:

Exported to Metis


Reduction circuits are used to reduce rows of floating point values to single values. Binary floating point operators often have deep pipelines, which may cause hazards when many consecutive rows have to be reduced.
We present an algorithm by which any number of consecutive rows of arbitrary lengths can be reduced by a pipelined commutative and associative binary operator in an efficient manner. The algorithm is simple to implement, has a low
latency, produces results in-order, and requires only small buffers. Besides, it uses only a single pipeline for the involved operation.
The complexity of the algorithm depends on the depth of
the pipeline, not on the length of the input rows. In this paper we discuss an implementation of this algorithm and we prove its correctness.

Item Type:Conference or Workshop Paper (Full Paper, Talk)
Research Group:EWI-CAES: Computer Architecture for Embedded Systems
Research Program:CTIT-WiSe: Wireless and Sensor Systems
Research Project:EASY: Embedded Adaptive Streaming sYstems
ID Code:17041
Deposited On:11 January 2010
More Information:statisticsmetis

Export this item as:

To correct this item please ask your editor

Repository Staff Only: edit this item