EEMCS EPrints Service
Isai, I.G. (2003) ECR plasma deposited SiO2 and Si3N4 layers: a room temperature technology PhD thesis, University of Twente. ISBN 90-365-1934-9
Full text available as:
Official URL: http://doc.utwente.nl/41455/
PMOSFETs with gate dielectrics deposited by multipolar ECR plasma source at 5000C and near room temperatures have been fabricated with a simple and fast manufacturing process. The transistors exhibited low threshold voltage (-1,25 V, -2.5 V), reasonably high mobilities (101 cm2/Vs), low off-currents 10-12 A) and subthreshold slopes (~ 0.3 V/dec.). Decreasing the deposition temperature of the gate dielectric did not considerably degrade the transistor parameters. The reference MOSFETs with thermally grown (10500C) SiO2 had superior characteristics. However, the transistors with low temperature dielectrics were reasonably good, considering the temperature used. Thin film n-channel transistors with large grain silicon and low temperature ECR gate dielectric exhibited high mobilities (300-400 cm2/Vs) and low threshold voltage of -1 V. The off current of these devices was rather high.
Export this item as:
To correct this item please ask your editor
Repository Staff Only: edit this item