EEMCS EPrints Service
Smit, G.J.M. and Heysters, P.M. and Havinga, P.J.M. and Smit, L.T. and Smit, J. and Dilessen, J. (2000) Mapping the SISO module of the Turbo Decoder to a FPFA. In: Proceedings of Second international symposium on Mobile Multimedia Systems & Applications (MMSA2000). pp. 165-172.
Full text available as:
In the CHAMELEON project a reconfigurable systems-architecture, the Field Programmable Function Array (FPFA) is introduced. FPFAs are reminiscent to FPGAs, but have a matrix of ALUs and lookup tables instead of Configurable Logic Blocks (CLBs). The FPFA can be regarded as a low power reconfigurable accelerator for an application specific domain. In this paper we show how the SISO (Soft Input Soft Output) module of the Turbo decoding algorithm can be mapped on the reconfigurable FPFA.
Export this item as:
To correct this item please ask your editor
Repository Staff Only: edit this item