The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology

Stephan C. Blaakmeer, Member, IEEE, Eric A. M. Klumperink, Senior Member, IEEE, Domine M. W. Leenaerts, Fellow, IEEE, and Bram Nauta, Fellow, IEEE

Abstract—This paper proposes to merge an I/Q current-commutating mixer with a noise-canceling balun-LNA. To realize a high bandwidth, the real part of the impedance of all RF nodes is kept low, and the voltage gain is not created at RF but in baseband where capacitive loading is no problem. Thus a high RF bandwidth is achieved without using inductors for bandwidth extension. By using an I/Q mixer with 25% duty-cycle LO waveform, the output IF currents have also 25% duty-cycle, causing 2 times smaller DC-voltage drop after IF filtering. This allows for a 2 times increase in the impedance level of the IF filter, rendering more voltage gain for the same supply headroom. The implemented balun-LNA-I/Q-mixer topology achieves >18 dB conversion gain, a flat noise figure < 5.5 dB from 500 MHz to 7 GHz, IIP2 = +20 dBm and IIP3 = -3 dBm. The core circuit consumes only 16 mW from a 1.2 V supply voltage and occupies less than 0.01 mm² in 65 nm CMOS.

Index Terms—CMOS integrated circuits, direct conversion, high-linearity mixer, linearity, low noise, low-noise amplifiers, low-power electronics, merged LNA and mixer, microwave integrated circuits, microwave receivers, multi-standard, noise canceling, noise cancellation, radio receivers, RF transceiver, software defined radio, software radio, UHF integrated circuits, wideband LNA, wideband matching, wideband receiver, wideband RF front-end, zero IF.

I. INTRODUCTION

WIDEBAND radio receivers have recently drawn significant research interest, e.g., for emerging software-defined radio (SDR) architectures and ultra-wideband (UWB) communication standards [1]–[3]. Such applications call for radio receivers covering the frequency range from a few hundred MHz up to about 6 GHz (SDR) or even 10 GHz (UWB). Co-operability with other communication devices (e.g., cellular, WLAN) operating in the same spectrum is mandatory, setting especially stringent demands on the wideband linearity of such a receiver. A single-ended RF input avoids the use of an external broadband balun and its accompanying losses. Compared to a differential input it also requires less switches to connect the RF input to different RF filters and/or antenna networks [2].

Recently, some wideband balun-LNAs with high linearity have been proposed offering a wideband input match, gain and single-ended to differential conversion [4], [5]. Active mixers have a capacitive input impedance, i.e., the gate of a transistor. When a passive mixer is used, a voltage buffer or transconductance stage is often required between the LNA output and the input of the mixer(s). Also this intermediate stage between LNA and mixer loads the LNA capacitively. Due to this capacitance load, it is challenging to realize high LNA gain over a large bandwidth. Inductive peaking has been used to still achieve 6 GHz bandwidth [3], [6], however we would like to avoid the use of area consuming on-chip inductors in expensive nanometer scale CMOS processes. Moreover, the requirements on linearity in the input stage of a mixer will be higher than for the LNA, because of the voltage gain of the LNA. As the input signal of the mixer is still at a high frequency it is challenging to obtain high linearity there. For instance, negative feedback techniques are not very effective because loop gain is limited at GHz frequencies.

This paper proposes a solution to the above described problems via a so-called “BLIXER” topology. The topology actually comprises an active balun, LNA and mixer in a single circuit. Without bandwidth extension inductors, it still easily achieves more than 7 GHz bandwidth in 65 nm CMOS by merging a current commutating I/Q-mixer with a noise-canceling balun-LNA [7]. In this paper we explain the operation of the topology in detail and analyze its gain and noise behavior. Also we compare it to alternative topologies to illustrate its competitive performance.

The paper is structured as follows. Section II quickly reviews recently proposed balun-LNAs to show why it is challenging to simultaneously achieve high gain and high bandwidth. Then we introduce the BLIXER topology in Section III and show how it can simultaneously achieve high gain and high RF bandwidth. In Section IV, we analyze the gain and noise figure of the BLIXER in terms of component design parameters. Section V discusses the circuit implementation and measurement results, while Section VI draws conclusions.

II. BALUN-LNA GAIN AND BANDWIDTH LIMITATION

A. Balun-LNA Topology

Fig. 1 shows a balun-LNA consisting of a parallel operating common gate (CG) and common source (CS) stage. Both stages are casceded to allow for realizing a high voltage gain via resistor $R_{CG}$ and $R_{CS}$. The CG stage realizes wideband input
impedance matching and gain, while the CS stage realizes an anti-phase output signal. The circuit can simultaneously achieve noise canceling, distortion canceling and output balancing as discussed in detail in [5]. In a CG stage only, the noise of the CG transistor would be dominant when the input impedance is matched to $R_S(g_{mCG} = 1/R_S)$. However, using a properly designed CS stage this noise ($i_n$ in Fig. 1) can be canceled. The noise current ($i_{n}$) generates a noise voltage on the source resistor ($v_{n,\text{in}}$) and a larger voltage in anti-phase across $R_{CG}(v_{n,\text{CG}})$. The input noise voltage ($v_{n,\text{in}}$) is amplified by the CS stage to $v_{n,\text{CS}}$, which is in-phase and fully correlated with $v_{n,\text{CG}}$. For equal CG and CS stage gain, the noise due to the CG transistor is fully canceled at the differential output, while the signal contributions to the output signal add up to create a balanced output. This noise-canceling technique was proposed in [8], [9], while different circuit topologies were generated and compared in [10]. The parallel CS-CG topology (or balun-LNA) was found to be one of the best performing topologies (topology “c”) in Figs. 4.22 and 4.23 of [10]). It cancels the noise of the CG transistor in order to obtain a noise figure (NF) close to or lower than 3 dB [3]–[6], [9], [11]–[13]. To achieve this low NF, the impedance of the CS stage needs to be scaled down $n$ times with respect to the CG stage, where $n$ is typically in the order of 4 (see Fig. 2).

The CG stage is biased using an external inductor ($I_{\text{bias}}$) to obtain low-noise operation and save valuable voltage headroom. Depending on the application this inductor can either be very large (RF-choke) for wideband operation, or smaller and well-defined to tune to a dedicated band and realize RF pre-filtering. Especially for software defined radio transceivers this is a realistic approach, as some RF pre-filtering is commonly needed to make the linearity requirements of a CMOS transceiver feasible [14]. Using an external inductor at the input of a CMOS chip allows for realizing external re-configurability and generally the quality factor of the off-chip inductors is higher than on-chip realizations.

B. Achievable Gain and Bandwidth

The voltage gain of transistors in modern CMOS processes is low. Cascoding is an effective method to increase the voltage gain. The output resistance of the transconductor (input transistor plus cascode) is increased, so that increasing $R_{CG}$ and $R_{CS}$ in Fig. 1 still improves the voltage gain. Next to this, the cascodes lower the effective input capacitance, as the Miller effect is reduced (most important for the CS transistor, as it is $n$-times wider than the CG transistor). This helps to improve the bandwidth over which good input impedance matching is achieved.

Let us now consider the gain and bandwidth of the balun-LNA, neglecting the effect of body effect for simplicity. In Fig. 2 a typical design in a 65 nm CMOS technology is shown. The transconductance of the CG transistor is 20 mS to realize impedance matching to a 50 Ω source. This requires about 1.5 mA of bias current for a transistor with $W/L = 90 \mu m/0.06 \mu m$ at a moderate overdrive voltage of $V_{GT} \approx 0.2 V$. We design the voltage drop across the load resistor to be 0.6 V, half of the 1.2 V supply voltage. This leaves 0.6 V for the sum of $V_{DS}$’s of the input and cascode transistor, which is sufficient to keep each MOS transistor in saturation ($V_{DS} > V_{GT}$). With 1.5 mA bias current in the CG stage and 0.6 V headroom, the CG load resistor ($R_{CG}$) becomes 400 Ω. If we use the same components and biasing in the CS stage, and neglect the body effect, then DC-bias and modulus of the gain of the stages are equal. Since the CG noise is cancelled, the CS noise dominates in the LNA. To achieve acceptable noise, the impedance level in the CS stage is assumed to be scaled down by 4 times (80 mS and 100 Ω). This does not affect the DC-voltages and voltage gain. With $g_{mCG} = 20$ mS and $R_{CG} = 400$ Ω, the voltage gain of the CS stage is

$$A_{v,\text{CG}} = g_{mCG} \cdot R_{CG} = 20 \cdot 10^{-3} \cdot 400 = 8. \quad (1)$$

As the gain of the CS stage is equal but with opposite sign, the total voltage gain of the CG-CS LNA from single-ended input to differential output is 2 times higher:

$$A_{v,\text{CG-CS}} = 2 \cdot A_{v,\text{CG}} = 16 \Rightarrow 24 \text{ dB}. \quad (2)$$

A high voltage gain can thus be obtained by using this parallel connection of a CG and a CS stage. However, the bandwidth associated with this high gain is limited due to the dominant pole at the output of the CG stage. For a 3 dB bandwidth of...
10 GHz, the loading capacitance \( C_L \) is most critical at the CG side and should be smaller than
\[
C_L < \frac{1}{2\pi \cdot R_{CG} \cdot f_{\text{dB}}} = \frac{1}{2\pi \cdot 400 \times 10 \times 100} \approx 40 \text{fF}. \quad (3)
\]

The load capacitance is the sum of the input capacitance of the next stage (input stage of the mixer) and the capacitance of the cascode transistor. For a cascode transistor with \( W/L = 90/0.06 \) (same size as the CG transistor), the capacitance of the only the cascode is already close to the maximal allowed capacitance:
\[
C_{\text{Casc}} \approx C_{GDO} + C_{JDB} = 15f + 22f = 37 \text{fF} \quad (4)
\]
where the two dominant capacitances seen at the drain of the cascode are the gate-drain overlap capacitance \( C_{GDO} \) and the drain-bulk junction capacitance \( C_{JDB} \). This means that no (capacitive) load can be driven when a 3 dB bandwidth in the order of 10 GHz is required. This clearly shows that there is a bandwidth problem at the load of the CG side for high enough voltage gain. As one of the goals in this design was to avoid the use of on-chip inductors, no inductive peaking techniques [3], [6] will be used to broaden the bandwidth. The BLIXER topology we propose in the next section achieves high bandwidth without requiring on-chip inductors.

III. THE BLIXER TOPOLOGY

A. The Basic BLIXER Topology

In Fig. 3, the principle of the BLIXER topology is shown. Compared to the balun-LNA of Fig. 1, the same CG and CS transistors are used while the cascode transistors are now part of a current commutating mixer. Instead of one, both the CG and the CS side have now two cascode (or mixer) transistors, which are periodically switched on and off, with frequency \( f_{LO} \). The current from the CG and CS transistor can always flow towards the loads (discussed in Section III-B), as at any moment in time one of its mixer (cascode) transistors is active, i.e., the LO signal has 50% duty-cycle. At the drains of the mixer the signal of interest is down converted to an intermediate frequency (IF) which is much lower than the RF frequency. In the BLIXER topology, the capacitance at the loads sets the IF bandwidth, instead of the RF bandwidth in case of the balun-LNA. As the IF bandwidth is much lower than the RF bandwidth, the capacitance at the loads can be much higher. Furthermore, the capacitive load of the next stage can be absorbed into the capacitance of the IF filter. The bandwidth problem at the load of the CG stage, described in the previous section, is thus solved without requiring inductors for bandwidth extension.

There are only three RF signal nodes in the BLIXER topology: the input node and the two drain nodes of the CG and CS transistor. This means that in the complete down-converter there are only three nodes that can limit the RF bandwidth. For impedance matching, the real part of the output impedance of the circuit equals \( R_S = 50 \Omega \). When the real part of the impedances at the two drains nodes is low (indicated in Fig. 3), the bandwidth at these nodes can be high. For switch transistors equal to the cascode transistors in Fig. 2, the real parts at the drains of the CG and CS transistors are 50 \( \Omega \) and 12.5 \( \Omega \), respectively, \((= 1/g_m \text{ of mixer transistors})\). Thus, all RF node impedances are in the order of 50 \( \Omega \) or lower, allowing for high bandwidth.

The CG and CS transistors can be considered as a transconductor converting \( v_{rf} \) to currents \( g_m \cdot v_{rf} \) and \( n \cdot g_m \cdot v_{rf} \) (see Fig. 3). These currents are largely conveyed to the IF output via the switched cascode transistors, provided the real input impedance of these transistors is lower than the parasitic capacitance to ground. Only modeling gate-source capacitances, the RF bandwidth limitation due to the switched cascode transistors will be close to \( f_T = \frac{g_{m,\text{switch}}}{g_{m,\text{switch}}} \), which is typically an order of magnitude higher than for the balun-LNA with a voltage gain in the order of 20 dB.

B. Noise Canceling at IF Instead of at RF

Consider now the real part of the load impedance, which consists of four resistors instead of two in the balun-LNA. A bit more complex load is used in order to maintain the noise-canceling conditions in both LO switch positions. In Fig. 4, the active part of the circuit is shown when \( \text{LO}+ \) is high. As in Fig. 1, the CG side has \( Z \) as load, while the load in the \( n \) times scaled CS side is \( Z/n \). The IF output voltage is sensed at the combined CG and CS load, where the lower capacitance of the current-less branch effectively works as a level shifter. As the impedance of the CS side is \( n \) times lower than for the CG side, it has a low noise contribution and still the gain of the CG and the CS sides is equal. As the gain of both sides is equal, the noise of the CG transistor is canceled in the same way as in the balun-LNA of Fig. 1. Note that in the BLIXER topology the noise canceling takes place after the frequency (down) conversion i.e., at IF. The noise-canceling down-converter in [15] also has this property. However, it is much less power efficient as cascaded stages instead of cascoding (i.e., stacking of transistors with current re-use) was used, while also high overdrive voltages were used to push the bandwidth.

C. The I/Q-BLIXER Topology

Quadrature outputs are required in order to implement a low- or zero-IF receiver. It is possible to create quadrature outputs starting with signal currents \( i \) and \(-i\) from a differential pair, by connecting two switching pairs to each current, and using a sine

---

**Fig. 3.** Basic BLIXER topology consisting of the balun-LNA core of Fig. 1 with doubled cascode transistors driven by an LO implementing down-conversion mixing to IF.
and cosine wave to drive the two pairs [16], [17]. In principle this is also possible with the asymmetrical balun-LNA currents \( i \) and \(-i\), provided that the switch transistors and load network are scaled as shown in Fig. 5. We will refer to this circuit as the I/Q-BLIXER. Simulations show that it is possible to use sine and cosine LO signals in I/Q-BLIXER, however this seems mainly attractive for narrowband receivers like in [16] and [17]. For narrowband receivers, the required sine and cosines can be generated via a quadrature VCO with relatively small tuning range. For multi-standard receivers or software defined radio we want much wider tuning range. Digital frequency synthesis methods exploiting Moore’s law are then preferred [18]. However, using two square waves with 50% duty cycle with a relative delay of 1/4 period gives 25% overlap between LO I and LO Q pulses. Using a 25% duty-cycle, this overlap can be avoided and it is possible to “isolate” the I- and Q- current-path in time. Hence, the full \( g_m \) of the input devices is available to either the I- or Q-output of the circuit which is beneficial for the conversion gain. Furthermore, we will show in the next section that, without compromising the voltage headroom, it is possible to double the value of the IF load resistors to increase the gain.

D. Conversion Gain and Voltage Drop Load Resistors

The voltage conversion gain from single-ended input to differential output of the BLIXER topology (Fig. 3) can be calculated as

\[
G_{\text{BLIXER}} = \frac{2}{\pi} \left( g_mCG \cdot R_{CG} + g_mCS \cdot R_{CS} \right) \cdot 2 \cdot \frac{1}{2}
\]

(5)

where, after the first equal sign, the factor \( 2/\pi \) equals the fundamental Fourier component of a 50% duty-cycle (LO)-signal toggling between 0 and 1. The term between brackets is the combined voltage gain of the CG and CS side. The factor 2 is because a differential LO signal is used, and the final factor is because only the down converted half of the signal is used, as shown in (6) at the bottom of the page.

Similarly, the voltage gain of the I/Q-BLIXER (Fig. 5) with 25% duty-cycle LO equals

\[
G_{\text{I/Q-BLIXER}} = \frac{\sqrt{2}}{\pi} \left( g_mCG \cdot R_{CG} + g_mCS \cdot R_{CS} \right)
\]

(7)

where the factor \( \sqrt{2}/\pi \) equals the fundamental Fourier component of a 25% duty-cycle LO signal.

Compared to the BLIXER, the conversion gain of the I/Q-BLIXER is lower due to the lower duty-cycle, assuming the same \( g_m \)'s and load resistors are used. However, in the I/Q-BLIXER larger load resistors can be used, as shown below.

The average (or DC) voltage drop across the load resistors in the BLIXER is

\[
\overline{V_{\text{Load}}} = \frac{1}{2} \left( I_{CG} \cdot R_{CG} + I_{CS} \cdot R_{CS} \right).
\]

(8)

This is because with 50% duty-cycle LO, half of the period the CG transistor bias current \( I_{CG} \) flows through \( R_{CG} \) and in the other half the CS bias current \( I_{CS} \) a current flows through \( R_{CS} \).

In the I/Q-BLIXER, the DC-voltage drop across the load equals

\[
\overline{V_{\text{Load}}} = \frac{1}{4} \left( I_{CG} \cdot R_{CG} + I_{CS} \cdot R_{CS} \right)
\]

(9)

\[
s(t) = \cos(\omega_{\text{signal}} t) \cdot \cos(\omega_{\text{LO}} t)
\]

\[
= \frac{1}{2} \cos((\omega_{\text{signal}} - \omega_{\text{LO}}) t) \quad \text{down converted, used IF - filter}
\]

\[
+ \frac{1}{2} \cos((\omega_{\text{signal}} + \omega_{\text{LO}}) t) \quad \text{up converted, removed by IF - filter}
\]

(6)
as with 25% duty-cycle the CG and CS bias current flow only for 1/4 of the period through one of the loads (the waveforms are shown in Fig. 6). The capacitors in the load average these pulses of current and filter out the high-frequency components.

Comparing (8) with (9) we see that, assuming equal transconductor bias currents ($I_{CG}$ and $I_{CS}$) and equal voltage drop across the load, we can double the load resistors ($R_{CG}$ and $R_{CS}$) in the I/Q-BLIXER. This doubling of the load resistors (+6 dB) compensates the gain reduction caused by the lower duty-cycle (−3 dB) and results in 3 dB more conversion gain for the I/Q-BLIXER compared to a 50% duty cycle BLIXER.

A numerical example clarifies this further. Using exactly the same components and biasing as the balun-LNA of Fig. 2 for the BLIXER results in the same average voltage drop across the load resistors (0.6 V). Using (5) the conversion gain equals: $G_{BLIXER} = 20$ dB, which is about 4 dB lower ($2/(\pi)$) than the gain of the balun-LNA. In the I/Q-BLIXER we can double the load resistors, i.e., $R_{CG} = 800 \Omega$ and $R_{CS} = 200 \Omega$, for equal load voltage drop. This results in an I/Q-BLIXER with a gain of $G_{I/Q-BLIXER} = 23$ dB, which is only 1 dB lower than the balun-LNA, and 3 dB higher than the BLIXER.

E. Similar Topologies in Literature

In [19], a MICROMIXER cell with single-ended input and differential output was proposed. It uses a bipolar equivalent of the CG-CS input stage. However the possibility of noise canceling was not recognized nor exploited. Two of these mixer-cells and a differential output was proposed. It uses a bipolar equivalent of the CG/CS input stage, and is in that sense related. We will compare its performance at the end of the paper (see Table I).

The implementation of the input transconductor is shown in Fig. 7. As discussed in Section III-F the CS stage determines the linearity of the circuit. In order to obtain high (third-order) linearity the CS transistor should be biased with a high $I_{gm}$.

IV. IMPLEMENTATION AND SIMULATIONS

In the following sections we will discuss the actual chip implementation of the BLIXER in CMOS 65 nm technology and we will evaluate its performance via simulations, comparing to the balun-LNA and basic BLIXER.

A. Input Transconductor Implementation

The implementation of the input transconductor is shown in Fig. 7. As discussed in Section III-F the CS stage determines the linearity of the circuit. In order to obtain high (third-order) linearity the CS transistor should be biased with a high $V_{GT}$. However, at a high $V_{GT}$, the $g_{m}/I_{D}$ of a transistor is low, which requires a differential input (and external balun) and uses four on-chip inductors. Still, the circuit also uses down-conversion via current commutation directly on the output current of a CG input stage, and is in that sense related. We will compare its performance at the end of the paper (see Table I).
means that a large bias current is required to reach a certain $g_m$. This reduces the voltage headroom as this bias current has to flow through the loads. Therefore, the CS stage is implemented using a PMOS and a NMOS transistor. Both the NMOS and PMOS can be biased at a high $V_{CT}$ for high third-order linearity, whereas also the second-order distortion can be low in this inverter-type of circuit. The effective $g_m$ of this inverter-based CS stage is designed to be about 4 times higher than the effective $g_m$ of the CG transistor. Also the DC-output current the CS stage is designed to be about 4 times higher than the effective $g_m$ of the CG transistor. Besides the high linearity, another advantage of the inverter-type CS is that the PMOS transistor can be DC-coupled to the input, which reduces the AC-coupling related signal-loss to the input of the CS stage.

The CG transistor is biased using an inductor which puts the source of the CG transistor at DC-ground, as indicated in Fig. 7. Because the biasing of the CG transistor does not require any DC-voltage drop, the voltage headroom of the CG and CS side is equal. A large bias inductor ($L_{bias} \sim 40 \text{nH}$) can be used as it is placed off-chip. This large inductor allows for good matching in the lower frequency range. In the higher frequency range, the parasitic capacitance of the inductor ($C_{par}$) dominates. Together with the total bondwire inductance and input capacitance ($L_{bond}$ and $C_{in}$), a broadband-matching π-network is formed, which results in impedance matching up to high frequencies.

B. Switches and Load Implementation

The width of the switches switching the CG current was chosen at 40% of the width of the CG transistor. The reason for choosing a small(er) width is to reduce the input capacitance of the switches. The area of a transistor determines its 1/f-noise. In order to lower the 1/f-noise contribution of the switch transistors, their area was increased by setting the length to 100 nm, instead of using minimum length (65 nm) devices. As overlap and junction capacitances dominate the capacitance of transistors with small length, increasing the length increases the input capacitance of the switches only slightly. The CS switches are 4 times wider than the CG switches.

The impedance ratio of the CG and CS part of the load was chosen at 40% of the width of the CG transistor. The reason for choosing a small(er) width is to reduce the input capacitance of the switches. The area of a transistor determines its 1/f-noise. In order to lower the 1/f-noise contribution of the switch transistors, their area was increased by setting the length to 100 nm, instead of using minimum length (65 nm) devices. As overlap and junction capacitances dominate the capacitance of transistors with small length, increasing the length increases the input capacitance of the switches only slightly. The CS switches are 4 times wider than the CG switches.

The impedance ratio of the CG and CS part of the load was chosen at 40% of the width of the CG transistor. The reason for choosing a small(er) width is to reduce the input capacitance of the switches. The area of a transistor determines its 1/f-noise. In order to lower the 1/f-noise contribution of the switch transistors, their area was increased by setting the length to 100 nm, instead of using minimum length (65 nm) devices. As overlap and junction capacitances dominate the capacitance of transistors with small length, increasing the length increases the input capacitance of the switches only slightly. The CS switches are 4 times wider than the CG switches.

D. Effects of Non-Ideal LO Signals

For higher LO frequencies, it becomes increasingly challenging to generate a 25% duty-cycle LO signal with sufficiently
Fig. 9. Comparison of the noise figure of the balun-LNA, basic BLIXER and I/Q-BLIXER. NF_{SSB} is used for the I/Q-BLIXER as it has quadrature outputs.

Fig. 10. Effect of LO pulse with finite rise and fall time in the I/Q-BLIXER on the NF versus the LO frequency for different IF frequencies.

Fig. 11. Overview of the test chip. The LO is derived from an external clock via a single-to-differential converter and divide-by-2 to generate quadrature phases.

Fig. 12. Chip micrograph and PCB detail showing packaged sample.

low rise and fall times. Simulations on the I/Q-BLIXER are performed to investigate the effects of finite rise and fall times. An ideal voltage source generating a 25% duty-cycle LO signal with 10% rise and fall time is supplied to a cascade of two inverters, for each of the four LO phases. The inverters used for this simulation are equal to the inverters used in the final stage of the LO driver in the complete I/Q-BLIXER realization. The size of second inverter is twice the size of the first inverter, and is designed to drive the LO switches. The inverters limit the rise and fall time to about 25–30 ps, which causes narrower pulses and lowers pulse-amplitude for higher LO frequencies.

Fig. 10 shows that for higher LO frequencies, mainly the NF at low IF frequencies (2 MHz) is affected. The increase in NF at low IF frequencies due to an increased sensitivity to 1/f-noise of the LO switches and the LO driver (inverter) transistors. The reduction of conversion gain compared to the case with ideal LO drive is smaller than 1 dB (not shown as this is only a minor effect).

V. IC IMPLEMENTATION AND MEASUREMENTS

Fig. 11 shows an overview of the I/Q-BLIXER test chip. The RF input is single-ended while the IF I- and Q-outputs are differential. The single-ended external oscillator signal is converted into a differential signal on-chip and subsequently divided by 2 to generate in-phase (I) and quadrature (Q) LO signals. The output of the divide-by-2 is amplified to rail-to-rail swing to obtain a 50% duty-cycle LO signal. The required 25% duty-cycle is generated using an AND operation on the I- and Q-signals. The I/Q-BLIXER core is implemented as described in Sections IV-A and Sections IV-B. The differential IF outputs of the I/Q-BLIXER are buffered to 50 Ω for measurement purposes using four source-followers.

The circuit was fabricated in a baseline 65 nm LP CMOS technology and a standard 1.2 V supply was used. The die photo and a detail of the PCB are shown in Fig. 12. The I/Q-BLIXER core measures less than 0.01 mm². The measurements were performed on packaged, PCB-mounted samples.

The measured voltage conversion gain is 19 dB with and the IF bandwidth is 400 MHz, as shown in Fig. 13. The DSB NF of the I/Q-BLIXER at a 3 GHz LO frequency is around 4.5 dB and flat over the IF bandwidth. The wideband RF performance is shown in Fig. 14. The gain remains flat within 1 dB up to 7 GHz. From 1 to 6 GHz, the NF is below 5 dB, using a fixed IF of 50 MHz. Note that this NF includes the PCB losses. Above 7 GHz, the circuit generating the 25% duty-cycle LO signals fails and the gain and NF could not be determined. The S_{11} is below −10 dB up to 7 GHz.

The wideband linearity was measured using a two tone test. To assess IIP2 and IIP3 without filtering effects, the input tones and the intermodulation products should fall within the flat part of the conversion gain versus frequency curve (Fig. 14). In a wideband system a high spacing between the two test tones can

Authorized licensed use limited to: UNIVERSITEIT TWENTE. Downloaded on December 28, 2008 at 16:22 from IEEE Xplore. Restrictions apply.
be used. Two tones at 5.2 GHz and 5.7 GHz, which represents two IEEE 802.11a interferers, gives a 3rd order intermodulation product at 4.7 GHz. Using an LO frequency of 4.6 GHz the measured IIP3 = -3 dBm. The IIP2 equals +20 dBm, using 2.4 GHz (802.11 b/g) and 5.7 GHz (802.11 a) input tones and an LO of 3.2 GHz. The intermodulation for tones that leak through the mixer was determined using a 5.7 GHz and a 5.8 GHz signal (two 802.11a interferers). The intermodulation product at 100 MHz showed an IIP2 > +40 dBm, regardless of the LO frequency. The LO leakage to the RF input is below -60 dBm for LO frequencies up to 4 GHz and below -5 dBm up to 7 GHz.

Fig. 15 shows a breakdown of the power consumption of the different parts of the implemented circuit. The I/Q-BLIXER core consumes 16 mW and the biasing and IF buffering combined consumes 13 mW. Note that the IF buffers are added for measurements purposes and can often be omitted. At an LO frequency of 500 MHz, the 25% duty-cycle generation and LO buffering consume only 4 mW. At an LO frequency of 7 GHz this part consumes 28 mW, which is almost half of the total power consumption. The LO buffering is based on inverters, which explains the increase in (dynamic) power consumption at higher LO frequencies.

In Table I the measured performance is summarized and compared to other state-of-the-art wideband down-converters. The I/Q-BLIXER achieves the widest signal bandwidth. Note that we specify the 1 dB bandwidth, where others often specify the 3 dB bandwidth. The obtained linearity is the highest among the reference designs. The main reason for the high linearity is that the (RF) linearity is determined by only one transistor (combination), the CS inverter.

The noise figure is comparable to the other designs; furthermore, the NF is almost flat across the entire band. Note that this NF includes the PCB losses and that no external balun is needed.

Due to the absence of on-chip inductors, the area is very small. The combined area of the I/Q-BLIXER core and the I/Q-LO buffers is more than 4.5 times smaller than the smallest reference design.

For low LO frequencies, the power consumption of the LO buffering is much lower than the other designs, and for high LO frequencies, it is in the same order. The design of [20] has a lower core (LNA plus mixer) power consumption. However, in contrast to our design, this design has no quadrature outputs. Compared to the designs with quadrature outputs [1]–[3], the power consumption of our design is about 2 times lower.

VI. CONCLUSION

This paper proposes the BLIXER topology, which stacks a current-commutating mixer on top of a noise-canceling balun-LNA. The proposed topology has several attractive properties. It achieves a high and flat gain over a wide bandwidth without inductors for bandwidth extension. This is because the BLIXER directly converts the currents of the balun-LNA core to IF via current-commutating mixers, of which the (real part of) the input impedance is low. Creating voltage gain is shifted from RF to baseband where capacitive loading is not a problem. By using an I/Q mixer with 25% duty-cycle LO waveform, the output IF currents have also have a reduced duty-cycle, resulting in smaller DC-voltage drops after IF filtering. This allows for a 2 times increase of the impedance level of the IF load, rendering 2 times more voltage gain for the same supply headroom. The I/Q-BLIXER theoretically has only 1 dB less gain than a balun-LNA biased at the same current. Also, its double sided noise figure is only 1–2 dB higher than for the balun-LNA alone. The I/Q-BLIXER topology implements balun, LNA, and I/Q down-conversion functionality, all in one circuit core. A 65 nm implementation achieves 20 dB conversion gain, a flat NF < 5.5 dB from 500 MHz to 7 GHz, IIP2 = +20 dBm and IIP3 = -3 dBm. The core circuit consumes 16 mW which
is about 2 times lower than comparable wideband down-converters with I/Q-outputs. The area of the I/Q-BLIXER core occupies less than 0.01 mm$^2$ in 65 nm CMOS, which makes it the smallest wideband down-converter design published.

### REFERENCES


Stephan C. Blaakmeer (S’00–M’08) was born in Stiens, The Netherlands, in 1976. He received the M.Sc. degree in electrical engineering from the University of Twente, Enschede, The Netherlands, on the subject of RF CMOS ring oscillators, in 2001. He joined Ericsson Eurolab, Emmen, The Netherlands, in 2001, where he worked on CMOS radios for Bluetooth. In 2003, he returned to the IC Design group of the University of Twente to work toward the Ph.D. degree on the subject of wideband receiver techniques in CMOS.

He recently joined Axiom IC, Enschede, The Netherlands, where he is working on RF transceivers. His interests are RF and analog circuits in general and more specific in circuits for wireless transceivers.

Eric A. M. Klumperink (M’98–SM’06) was born on April 4, 1960, in Lichtenvooorde, The Netherlands. He received the B.Sc. degree from HTS, Enschede, The Netherlands, in 1982. After a short period in industry, he joined the Faculty of Electrical Engineering of the University of Twente (UT) in Enschede in 1984, participating in analog CMOS circuit design and research. This resulted in several publications and a Ph.D. thesis, in 1997 (“Transconductance based CMOS circuits”).

After receiving his Ph.D., he started working on RF CMOS circuits. He is currently an Associate Professor at the IC-Design Laboratory which participates in the CTIT Research Institute (UT). He holds several patents and has authored or coauthored more than 80 journal and conference papers.

In 2006 and 2007, Dr. Klumperink served as an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II, and since 2008 for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I. He was a corecipient of the ISSCC 2002 Van Vessem Outstanding Paper Award.

Ernst-Jan van Veenendaal (S’74–M’81) was born in Lichtenvoorde, The Netherlands, on April 4, 1960. He received the B.Sc. degree in electrical engineering from the University of Twente, Enschede, The Netherlands, in 1982. After a short period in industry, he joined the Mixed-Signal Circuits Department of Philips Research, Eindhoven, The Netherlands, where he worked on high-speed A/D converters and analog key modules.

In 1998, he returned to the University of Twente as a full Professor heading the IC Design group, which is part of the CTIT Research Institute. His current research interest is high-speed analog CMOS circuits. He is also a part-time consultant in industry. In 2001, he cofounded Chip Design Works. His Ph.D. thesis was published as a book: Analog CMOS Filters for Very High Frequencies (Springer, 1993) and he received the Shell Study Tour Award for his Ph.D. work.

From 1997 until 1999, he served as an associate editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART II—ANALOG AND DIGITAL SIGNAL PROCESSING. After this, he served as a Guest Editor, an Associate Editor (2001–2006), and from 2007 as Editor-in-Chief for the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He is also a member of the technical program committees of the IEEE International Solid State Circuits Conference (ISSCC), the European Solid State Circuit Conference (ESSCIRC), and the Symposium on VLSI Circuits. He was a corecipient of the ISSCC 2002 Van Vessem Outstanding Paper Award. He is a distinguished lecturer of the IEEE and elected member of IEEE SSCS AdCom.


From 1992 to 1999, he was with Eindhoven University of Technology as an Associate Professor with the Micro-electronic Circuit Design group. In 1995, he was a Visiting Scholar with the Department of Electrical Engineering and Computer Science, University of California, Berkeley. In 1997, he was an Invited Professor with the Technical University of Lausanne (EPFL), Lausanne, Switzerland. From 1999 until 2006, he was with Philips Research Laboratories. Since 2007, he has been with NXP Semiconductors, Research, Eindhoven, The Netherlands, as a Senior Principal Scientist, involved in (CMOS) RF integrated transceiver design. He has published over 150 papers in scientific and technical journals and conference proceedings and holds over 20 U.S. patents. He has coauthored several books, including Circuit Design for RF Transceivers (Kluwer, 2001).

Dr. Leenaerts served as IEEE Distinguished Lecturer in 2001–2003 and served as an associate editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART I (2002–2004). Since 2005, he has been the IEEE Circuits and Systems Society Member representative in the IEEE Solid-State Circuits Society Administrative Committee. Since 2007, he has served as an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He is a member of the technical program committees of the ISSCC, ESSCIRC, and RFIC Conference.

Bram Nauta (M’91–SM’03–F’08) was born in Hengelo, The Netherlands, in 1964. In 1987, he received the M.Sc. degree (cum laude) in electrical engineering from the University of Twente, Enschede, The Netherlands. In 1991, he received the Ph.D. degree from the same university on the subject of analog CMOS filters for very high frequencies.

In 1991, he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven, The Netherlands, where he worked on high-speed A/D converters and analog key modules.

In 1998, he returned to the University of Twente as a full Professor heading the IC Design group, which is part of the CTIT Research Institute. His current research interest is high-speed analog CMOS circuits. He is also a part-time consultant in industry. In 2001, he cofounded Chip Design Works. His Ph.D. thesis was published as a book: Analog CMOS Filters for Very High Frequencies (Springer, 1993) and he received the Shell Study Tour Award for his Ph.D. work.

From 1997 until 1999, he served as an associate editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART II—ANALOG AND DIGITAL SIGNAL PROCESSING. After this, he served as a Guest Editor, an Associate Editor (2001–2006), and from 2007 as Editor-in-Chief for the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He is also a member of the technical program committees of the IEEE International Solid State Circuits Conference (ISSCC), the European Solid State Circuit Conference (ESSCIRC), and the Symposium on VLSI Circuits. He was a corecipient of the ISSCC 2002 Van Vessem Outstanding Paper Award. He is a distinguished lecturer of the IEEE and elected member of IEEE SSCS AdCom.