EEMCS EPrints Service
|
||||||||||||||||||||||||||||||||||||||
|
Wolkotte, P.T. and Smit, G.J.M. and Rauwerda, G.K. and Smit, L.T.
(2005)
An Energy-Efficient Reconfigurable Circuit Switched Network-on-Chip.
In: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - 12th Reconfigurable Architecture Workshop (RAW 2005), 4-8 Apr 2005, Denver, Colorado, USA.
155.
IEEE Computer Society.
ISBN 0-7695-2312-9
Full text available as:
Official URL: http://doi.ieeecomputersociety.org/10.1109/IPDPS.2005.95 ![]() AbstractNetwork-on-Chip (NoC) is an energy-efficient on-chip communication architecture for multi-tile System-on-Chip (SoC) architectures. The SoC architecture, including its run-time software, can replace inflexible ASICs for future ambient systems. These ambient systems have to be flexible as well as energy-efficient. To find an energy-efficient solution for the communication network we analyze three wireless applications. Based on their communication requirements we observe that revisiting of the circuit switching techniques is beneficial. In this paper we propose a new energy-efficient reconfigurable circuit-switched Network-on-Chip. By physically separating the concurrent data streams we reduce the overall energy consumption. The circuit-switched router has been synthesized and analyzed for its power consumption in 0.13 μm technology. A 5-port circuit-switched router has an area of 0.05 mm2 and runs at 1075 MHz. The proposed architecture consumes 3.5 times less energy compared to its packet-switched equivalent.
Export this item as: To correct this item please ask your editor Repository Staff Only: edit this item |
||||||||||||||||||||||||||||||||||||||
