Home > Publications
Home University of Twente
Prospective Students
Intranet (internal)

EEMCS EPrints Service

1470 Energy Model of Networks-on-Chip and a Bus
Home Policy Brochure Browse Search User Area Contact Help

Wolkotte, P.T. and Smit, G.J.M. and Kavaldjiev, N.K. and Becker, J.E. and Becker, J. (2005) Energy Model of Networks-on-Chip and a Bus. In: Proceedings of the International Symposium on System-on-Chip (SoC 2005), 14-17 Nov 2005, Tampere, Finland. pp. 82-85. IEEE Computer Society. ISBN 0-7803-9294-9

Full text available as:


286 Kb

Official URL:

Exported to Metis


A Network-on-Chip (NoC) is an energy-efficient onchip communication architecture for Multi-Processor Systemon-Chip (MPSoC) architectures. In earlier papers we proposed two Network-on-Chip architectures based on packet-switching and circuit-switching. In this paper we derive an energy model for both NoC architectures to predict their energy consumption per transported bit. Both architectures are also compared with a traditional bus architecture. The energy model is primarily needed to find a near optimal run-time mapping (from an energy point of view) of inter-process communication to NoC links.

Item Type:Conference or Workshop Paper (Proceedings UNSPECIFIED, Presentation Type UNSPECIFIED)
Research Group:EWI-DIES: Distributed and Embedded Security, EWI-CAES: Computer Architecture for Embedded Systems
Research Program:CTIT-UBRICKS: Building Blocks for Ubiquitous Computing and Communication
Research Project:4S: Smart Chips for Smart Surroundings, Gecko: Communication and Scheduling in Reconfigurable Multimedia
Additional Information:Imported from CHAMELEON.xml
ID Code:1470
Deposited On:20 February 2006
More Information:statisticsmetis

Export this item as:

To correct this item please ask your editor

Repository Staff Only: edit this item