Tutorial Three

Trends and Challenges in VLSI Technology Scaling Towards 100nm

Stefan Rusu (Coordinating Presenter)
Intel Corporation, USA
stefan.rusu@intel.com

Manoj Sachdev
University of Waterloo, Canada
msachdev@ece.uwaterloo.ca

Christer Svensson
Linkoping University, Sweden
chs@isy.liu.se

Bram Nauta
University of Twente, The Netherlands
B.Nauta@el.utwente.nl

Abstract

Moore's Law drives VLSI technology to continuous increases in transistor densities and higher clock frequencies. This tutorial will review the trends in VLSI technology scaling in the last few years and discuss the challenges facing process and circuit engineers in the 100nm generation and beyond. The first focus area is the process technology, including transistor scaling trends and research activities for the 100nm technology node and beyond. The transistor leakage and interconnect RC delays will continue to increase.

The tutorial will review new circuit design techniques for emerging process technologies, including dual Vt transistors and silicon-on-insulator. It will also cover circuit and layout techniques to reduce clock distribution skew and jitter, model and reduce transistor leakage and improve the electrical performance of flip-chip packages.

Another focus area is the circuit design and the techniques used to minimize capacitive and inductive noise. The tutorial will review models of electrical interconnects, including inductance and skin effect. These models are used to estimate the performance of electrical interconnects, including delays, data-rates and power consumption for on-chip and off-chip interconnects and for clock distribution.

Integrating analog circuits on large digital chips presents significant challenges, primarily due to substrate noise coupling. This tutorial will describe a strategy for making analog circuits less sensitive to substrate bounce, including examples for epi-type CMOS technology.

Finally, the tutorial will review the test challenges for the 100nm technology node due to increased clock frequency and power consumption (both active and passive) and present several potential solutions.

Stefan Rusu is a Principal Engineer in Intel's Enterprise Products Group leading the technology and special circuits design group for all the Itanium Processor Family designs. He first joined Intel Corp. in 1984 working on data communications integrated circuits. In 1988 he joined Sun Microsystems working
on microprocessor design with focus on clock and power distribution, packaging, standard cell libraries, CAD and circuit design methodologies. He re-joined Intel Corp. in 1996 working on the clock and power distribution, cell library, I/O buffers and packaging of the first Itanium microprocessor. He is presently developing circuit design methodologies for Intel's 100nm process generation. He received the MSEE degree from the Polytechnic Institute in Bucharest, Romania. He has published numerous technical papers and has been an invited speaker at several conferences. Stefan currently holds 12 U.S. patents with several more pending. He is a Senior Member of IEEE and has been a member of the ESSCIRC Technical Program Committee since 1998.

**Manoj Sachdev** is an associate professor in the electrical and computer engineering department at University of Waterloo, Canada. His research interests include low power and high performance digital circuit design, test and manufacturing issues of integrated circuits. He has written a book, two book chapters on testing and has published significantly in conferences and journals. He received best paper award for his paper in European Design and Test Conference, 1997 and an honorable mention award for his paper in International Test Conference, 1998.

**Christer Svensson** is professor in Electronic Devices at Linkoping University. He was born in Boras, Sweden in 1941 and received the M.S. and Ph.D. degrees from Chalmers University of Technology, Sweden, in 1965 and 1970 respectively. He was with Chalmers University from 1965 to 1978, where he performed research on MOS transistors, nonvolatile memories and gas sensors. He joined Linkoping University 1978, and is since 1983 professor in Electronic Devices there. He initiated a new research group on integrated circuit design. Svensson's present interests are high performance and low power analog and digital CMOS circuit techniques for communication, computing and sensors. Svensson has published more than 160 papers in international journals and conferences and holds 8 patents. He was awarded the Solid-State Circuits Council 1988-89 best paper award. He is a member of the Royal Swedish Academy of Engineering Sciences. He is a cofounder of several companies, most recently Switchcore AB, Optillion AB and Bluetronics AB.

**Bram Nauta** was born in Hengelo, The Netherlands, in 1964. In 1987 he received the M.Sc. degree (cum laude) in Electrical Engineering from the University of Twente, Enschede, The Netherlands. In 1991 he received the Ph.D. degree from the same university on the subject of analog CMOS filters for very high frequencies. In 1991 he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven, The Netherlands, where he worked on high speed AD converters. From 1994 he led a research group in the same department, working on "analog key modules". In 1998 he returned to the University of Twente, as full professor heading the IC Design group in the MESA+ Research Institute and department of Electrical Engineering. His current research interest is analog CMOS circuits for transceivers. He is also part-time consultant in industry and in 2001 he co-founded Chip Design Works. His Ph.D. thesis was published as a book: Analog CMOS Filters for Very High Frequencies, Kluwer, Boston, MA, 1993. He holds 8 patents in circuit design and he received the "Shell Study Tour Award" for his Ph.D. Work. From 1997-1999 he served as Associate Editor of IEEE Transactions on Circuits and Systems -II; Analog and Digital Signal Processing, and in 1998 he served as Guest Editor for IEEE Journal of Solid-State Circuits. In 2001 he became Associate Editor for IEEE Journal of Solid-State Circuits.