EEMCS EPrints Service
|
||||||||||||||||||||||||||||||||||||
|
Hansson, A. and Wiggers, M.H. and Moonen, A.J.M. and Goossens, K.G.W. and Bekooij, M.J.G.
(2008)
Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip.
In: Second ACM/IEEE International Symposium on Networks-on-Chip (NOCS), 7-10 April 2008, Newcastle upon Tyne.
pp. 211-212.
IEEE Computer Society.
ISBN 0-7695-3098-2
Full text available as:
Official URL: http://dx.doi.org/10.1109/NOCS.2008.4492742 ![]() AbstractA Network on Chip (NoC) with end-to-end flow control is modelled by a cyclo-static dataflow graph. Using the proposed model together with state-of-the-art dataflow analysis algorithms, we size the buffers in the network interfaces. We show, for a range of NoC designs, that buffer sizes are determined with a run time comparable to existing analytical methods, and results comparable to exhaustive simulation.
Export this item as: To correct this item please ask your editor Repository Staff Only: edit this item |
||||||||||||||||||||||||||||||||||||
